Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits
Home >>> ISSI >>> IS61NF25632 Datasheet

IS61NF25632 Datasheet

Part NameDescriptionManufacturer
IS61NF25632 256K x 32, 256K x 36 and 512K x 18 FLOW-THROUGH 'NO WAIT' STATE BUS SRAM ISSI
Integrated Silicon Solution ISSI
Other PDF  not available.
PDF DOWNLOAD     
IS61NF25632 image

DESCRIPTION
The 8 Meg NF product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, no wait state, device for network and communications customers. They are organized as 262,144 words by 32 bits, 262,144 words by 36 bits and 524,288 words by 18 bits, fabricated with ISSIs advanced CMOS technology.
Incorporating a no wait state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable, CKE is HIGH. In this state the internal device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the ADV input. When the ADV is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV is LOW.
Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when WE is LOW. Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected.

FEATURES
• 100 percent bus utilization
• No wait cycles between Read and Write
• Internal self-timed write cycle
• Individual Byte Write Control
• Single R/W (Read/Write) control pin
• Clock controlled, registered address, data and control
• Interleaved or linear burst sequence control using MODE input
• Three chip enables for simple depth expansion and address pipelining for TQFP
• Power Down mode
• Common data inputs and data outputs
• CKE pin to enable clock and suspend operation
• JEDEC 100-pin TQFP, 119 PBGA package
• Single +3.3V power supply (± 5%)
• NF Version: 3.3V I/O Supply Voltage
• NLF Version: 2.5V I/O Supply Voltage
• Industrial temperature available

Page Links : 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 
 

Other manufacturer searches related to IS61NF25632

Part NameDescriptionPDFManufacturer
GS880E32BT-225 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs View Giga Semiconductor
CY7C1361C-133BZXI 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM View Cypress Semiconductor
CY7C1362C-166BGI 9-Mbit (256K x 36/512K x 18) Pipelined SRAM View Cypress Semiconductor
A67L8316E-45 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM View AMIC Technology
49000-SRFX 'N' PANEL RECEPTACLE PLUG View Amphenol Aerospace
MCM63Z737 128K x 36 and 256K x 18 Bit Flow–Through ZBT™ RAM Synchronous Fast Static RAM View Motorola => Freescale
CY7C1325G-117BGC 4-Mbit (256K x 18) Flow-Through Sync SRAM View Cypress Semiconductor
CY7C1355C-100AC 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL™ Architecture View Cypress Semiconductor
CY7C1353F 4-Mb (256K x 18) Flow-through SRAM with NoBL™ Architecture View Cypress Semiconductor
IS61LF25636A-7.5TQLI 256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM View Unspecified

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]