Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits
Home >>> International-Cmos >>> PEEL18CV8S-5 Datasheet

PEEL18CV8S-5 Datasheet

Part Name
Description
MFG CO.
PEEL18CV8S-5
International-Cmos
International Cmos Technology 
Other PDF
  not available.
PDF
DOWNLOAD     
PEEL18CV8S-5 image

General Description
The PEEL18CV8 is a Programmable Electrically Erasable Logic (PEEL) device providing an attractive alternative to ordinary PLDs. The PEEL18CV8 offers the performance, flexibility, ease of design and production practicality needed by logic designers today.
The PEEL18CV8 is available in 20-pin DIP, PLCC, SOIC and TSSOP packages with speeds ranging from 5ns to 25ns with power consumption as low as 37mA. EE-Reprogrammability provides the convenience of instant reprogramming for development and reusable production inventory minimizing the impact of programming changes or errors. EE-Reprogrammability also improves factory testability, thus assuring the highest quality possible.
The PEEL18CV8 architecture allows it to replace over 20 standard 20-pin PLDs (PAL, GAL, EPLD etc.). It also provides additional architecture features so more logic can be put into every design. ICT’s JEDEC file translator instantly converts to the PEEL18CV8 existing 20-pin PLDs without the need to rework the existing design. Development and programming support for the PEEL18CV8 is provided by popular third-party programmers and development software. ICT also offers free PLACE development software and a low-cost development system (PDS-3).

Features
■ Multiple Speed Power, Temperature Options
   - VCC = 5 Volts ±10%
   - Speeds ranging from 5ns to 25 ns
   - Power as low as 37mA at 25MHz
   - Commercial and industrial versions available
■ CMOS Electrically Erasable Technology
   - Superior factory testing
   - Reprogrammable in plastic package
   - Reduces retrofit and development costs
■ Development / Programmer Support
   - Third party software and programmers
   - ICT PLACE Development Software and PDS-3 programmer
   - PLD-to-PEEL JEDEC file translator

■ Architectural Flexibility
   - Enhanced architecture fits in more logic
   - 74 product terms x 36 input AND array
   - 10 inputs and 8 I/O pins
   - 12 possible macrocell configurations
   - Asynchronous clear
   - Independent output enables
   - 20 Pin DIP/SOIC/TSSOP and PLCC
■ Application Versatility
   - Replaces random logic
   - Super sets PLDs (PAL, GAL, EPLD)
   - Enhanced Architecture fits more logic than ordinary PLDs

Page Link's: 1  2  3  4  5  6  7  8  9  10 
 

Part Name
Description
PDF
MFG CO.
CMOS Programmable Electrically Erasable Logic Device
Unspecified
CMOS Programmable Electrically Erasable Logic Device
Anachip Corporation
CMOS Programmable Electrically Erasable Logic Device
Anachip Corporation
High-performance Electrically Erasable Programmable Logic Device
Atmel Corporation
High-Speed UV-Erasable Programmable Logic Device
Atmel Corporation
CMOS I²C 2-WIRE BUS 64K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 8K X 8 BIT EEPROM
Unspecified
CMOS I²C 2-WIRE BUS 128K/256K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 16K/32K X 8 BIT EEPROM
Unspecified
8192-word × 8-bit Electrically Erasable and Programmable CMOS ROM
Hitachi -> Renesas Electronics
CMOS I²C 2-WIRE BUS 16K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 2K X 8 BIT EEPROM
Turbo IC Inc
CMOS I²C 2-WIRE BUS 64K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 8K X 8 BIT EEPROM
Turbo IC Inc

Share Link: 

All Rights Reserved© datasheetq.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]