Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits
Part Name  
Home >>> ETC1 >>> QL4016-0PG208M/883 Datasheet

QL4016-0PG208M/883 Datasheet

Part NameDescriptionManufacturer
QL4016-0PG208M/883 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM ETC1
ETC1 
Other PDF  not available.
PDF DOWNLOAD     
QL4016-0PG208M/883 image

[QuickLogic]

PRODUCT SUMMARY
The QuickRAM family of ESPs (Embedded Standard Products) offers FPGA logic in combination with Dual-Port SRAM modules. QuickRAM is a 90,000 usable PLD gate ESPs. QuickRAM ESPs are fabricated on a 0.35mm four-layer metal process using QuickLogic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme ease-of-use.

DEVICE HIGHLIGHTS
High Performance and High Density
■ Up to 90,000 Usable PLD Gates with 316 I/Os
■ 300 MHz 16-bit Counters, 400 MHz Datapaths, 160+ MHz FIFOs
■ 0.35um four-layer metal non-volatile CMOS process for smallest die sizes

High Speed Embedded SRAM
■ Up to 22 dual-port RAM modules, organized in userconfigurable 1,152-bit blocks
■ 5ns access times, each port independently accessible
■ Fast and efficient for FIFO, RAM, and ROM functions

Easy to Use / Fast Development Cycles
■ 100% routable with 100% utilization and complete pin-out stability
■ Variable-grain logic cells provide high performance and 100% utilization
■ Comprehensive design tools include high quality Verilog/ VHDL synthesis

Advanced I/O Capabilities
■ Interfaces with both 3.3 volt and 5.0 volt devices
■ PCI compliant with 3.3V and 5.0V buses for -1/-2 speed grades
■ Full JTAG boundary scan
■ Registered I/O cells with individually controlled clocks and output enables

FEATURES

Total of 316 I/O pins
■ 308 bi-directional input/output pins, PCI-compliant for 5.0 volt and 3.3 volt buses for -1/-2/-3/-4 speed grades
■ 8 high-drive input/distributed network pins

Eight Low-Skew Distributed Networks
■ Two array clock/control networks available to the logic cell flip-flop clock, set and reset inputs - each driven by an input-only pin
■ Six global clock/control networks available to the logic cell F1, clock, set and reset inputs and the input and I/O register clock, reset and enable inputs as well as the output enable control - each driven by an input-only or I/O pin, or any logic cell output or I/O cell feedback

High Performance
■ Input + logic cell + output total delays under 6 ns
■ Data path speeds exceeding 400 MHz
■ Counter speeds over 300 MHz
■ FIFO speeds over 160+ MHz

Military Reliability
■ Mil-STD-883 and Miil Temp Ceramic
■ Mil Temp Plastic - Guaranteed -55°C to 125°C

 

Other manufacturer searches related to QL4016-0PG208M/883

Part NameDescriptionPDFManufacturer
QL4036-0CF208I 36,000 usable PLD gate QuickRAM ESP combining performance, density and embedded RAM. View QuickLogic Corporation
QL4016 16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM View Unspecified
QL6250-E FPGA Combining Performance, Density, and Embedded RAM View QuickLogic Corporation
QL4016-0PL84M 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM View QuickLogic Corporation
QL6325-E FPGA Combining Performance, Density, and Embedded RAM View QuickLogic Corporation
M83-LML3M5N96-0000-000 M83 Datamate Connectors View Harwin Plc
SMI-90 SMD INDUCTORS View Micro Electronics
60KS200C 60,000 & 90,000 Watt TVS Module View Semtech Corporation
PCH-105D2H,000 Miniature PCB Relay PCH View TE Connectivity
512-3102-000 Immersion pipe temperature sensor NTC 1.8 kohm View Unspecified

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]