## DAC-08 SERIES

## 8-Bit High-Speed Multiplying D/A Converter

The DAC-08 series of 8-bit monolithic multiplying Digital-toAnalog Converters provide very high-speed performance coupled with low cost and outstanding applications flexibility.

Advanced circuit design achieves 70 ns settling times with very low glitch and at low power consumption. Monotonic multiplying performance is attained over a wide 20-to-1 reference current range. Matching to within 1 LSB between reference and full-scale currents eliminates the need for full-scale trimming in most applications. Direct interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic inputs.

Dual complementary outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-topeak output swing. True high voltage compliance outputs allow direct output voltage conversion and eliminate output op amps in many applications.

All DAC-08 series models guarantee full 8-bit monotonicity and linearities as tight as $0.1 \%$ over the entire operating temperature range. Device performance is essentially unchanged over the $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ power supply range, with 37 mW power consumption attainable at $\pm 5.0 \mathrm{~V}$ supplies.

The compact size and low power consumption make the DAC-08 attractive for portable and military aerospace applications.

## Features

- Fast Settling Output Current - 70 ns
- Full-Scale Current Prematched to $\pm 1.0$ LSB
- Direct Interface to TTL, CMOS, ECL, HTL, PMOS
- Relative Accuracy to $0.1 \%$ Maximum Overtemperature Range
- High Output Compliance -10 V to +18 V
- True and Complemented Outputs
- Wide Range Multiplying Capability
- Low FS Current Drift $- \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- Wide Power Supply Range $- \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
- Low Power Consumption - 37 mW at $\pm 5.0 \mathrm{~V}$
- $\mathrm{Pb}-$ Free Packages are Available*


## Applications

- 8-Bit, $1.0 \mu \mathrm{~s}$ A-to-D Converters
- Servo-Motor and Pen Drivers
- Waveform Generators
- Audio Encoders and Attenuators
- Analog Meter Drivers
- Programmable Power Supplies
- CRT Display Drivers
- High-Speed Modems
- Other Applications where Low Cost, High Speed and Complete Input/Output Versatility are Required
- Programmable Gain and Attenuation
- Analog-Digital Multiplication

[^0]

(Top View)

*SO and non-standard pinouts.

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

See general marking information in the device marking section on page 13 of this data sheet.

## DAC-08 SERIES



Figure 1. Block Diagram

## PIN FUNCTION DESCRIPTION

| Pin \# N Package / D Package | Symbol |  |
| :---: | :---: | :--- |
| $1 / 5$ | $\mathrm{~V}_{\mathrm{LC}}$ | Logic Control Voltage |
| $2 / 6$ | $\mathrm{~F}_{\mathrm{O}}$ | Description |
| $3 / 7$ | $\mathrm{~V}_{-}$ | Negative Power Supply |
| $4 / 8$ | $\mathrm{I}_{\mathrm{O}}$ | Non-Inverted Output Current |
| $5 / 9$ | $\mathrm{~B}_{1}$ | Output 1, Most Significant Bit (MSB) |
| $6 / 10$ | $\mathrm{~B}_{2}$ | Output 2 |
| $7 / 11$ | $\mathrm{~B}_{3}$ | Output 3 |
| $8 / 12$ | $\mathrm{~B}_{4}$ | Output 4 |
| $9 / 13$ | $\mathrm{~B}_{5}$ | Output 5 |
| $10 / 14$ | $\mathrm{~B}_{6}$ | Output 6 |
| $11 / 15$ | $\mathrm{~B}_{7}$ | Output 7 |
| $12 / 16$ | $\mathrm{~B}_{8}$ | Output 8, Least Significant Bit (LSB) |
| $13 / 1$ | $\mathrm{~V}_{+}$ | Positive Power Supply |
| $14 / 2$ | $\mathrm{~V}_{\text {REF }}$ | Positive Reference Voltage |
| $15 / 3$ | $\mathrm{~V}_{\text {REF- }}$ | Negative Reference Voltage |
| $16 / 4$ | COMPEN | Compensator Capacitor Pin |

MAXIMUM RATINGS

| Rating |  | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage |  | V+ to V- | 36 | V |
| Digital Input Voltage |  | $\mathrm{V}_{5}-\mathrm{V}_{12}$ | V - to V - plus 36 V | - |
| Logic Threshold Control |  | $\mathrm{V}_{\mathrm{LC}}$ | V- to $\mathrm{V}+$ | - |
| Applied Output Voltage |  | $\mathrm{V}_{0}$ | V - to +18 | V |
| Reference Current |  | $\mathrm{I}_{14}$ | 5.0 | mA |
| Reference Amplifier Inputs |  | $\mathrm{V}_{14}, \mathrm{~V}_{15}$ | $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}}$ | - |
| Maximum Power Dissipation $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ (Still-Air) (Note 1) | N Package D Package | $\mathrm{P}_{\mathrm{D}}$ | $\begin{aligned} & 1450 \\ & 1090 \end{aligned}$ | mW |
| Thermal Resistance, Junction-to-Ambient | N Package D Package | $\mathrm{R}_{\text {өJA }}$ | $\begin{gathered} 75 \\ 105 \end{gathered}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Soldering Temperature (10 sec max) |  | TSOLD | 230 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  | $\mathrm{T}_{\text {amb }}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature |  | $\mathrm{T}_{J}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Derate above $25^{\circ} \mathrm{C}$, at the following rates: $\quad \mathrm{N}$ package at $13.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

D package at $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## DAC-08 SERIES

DC ELECTRICAL CHARACTERISTICS Pin 3 must be at least 3.0 V more negative than the potential to which $\mathrm{R}_{15}$ is returned.
$\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}$. Output characteristics refer to both $\mathrm{I}_{\mathrm{OUT}}$ and $\overline{\mathrm{O}}_{\mathrm{OUT}}$ unless otherwise noted. $\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

| Characteristic | Symbol | Test Conditions | DAC-08C |  |  | DAC-08E |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Resolution | - | - | 8.0 | 8.0 | 8.0 | 8.0 | 8.0 | 8.0 | Bits |
| Monotonicity |  |  | 8.0 | 8.0 | 8.0 | 8.0 | 8.0 | 8.0 |  |
|  | - | Overtemperature Range |  | - | $\pm 0.39$ |  | - |  | \%FS |
| Differential Non-Linearity |  |  | - | - | $\pm 0.78$ | - | - | $\pm 0.39$ |  |
| Full-Scale Tempco | TCIFS | - | - | $\pm 10$ | - | - | $\pm 10$ | - | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Output Voltage Compliance | Voc | Full-Scale Current Change $<1 / 2 L S B$ | -10 | - | +18 | -10 | - | +18 | V |
| Full-Scale Current | $\mathrm{I}_{\text {FS4 }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V} ; \\ \mathrm{R}_{14}, \mathrm{R}_{15}=5.000 \mathrm{k} \Omega \end{gathered}$ | 1.94 | 1.99 | 2.04 | 1.94 | 1.99 | 2.04 | mA |
| Full-Scale Symmetry | $\mathrm{I}_{\text {FSS }}$ | $\mathrm{I}_{\text {FS4 }}{ }^{-1} \mathrm{FS} 2$ | - | $\pm 2.0$ | $\pm 16$ | - | $\pm 1.0$ | $\pm 8.0$ | $\mu \mathrm{A}$ |
| Zero-Scale Current | Izs | - | - | 0.2 | 4.0 | - | 0.2 | 2.0 | $\mu \mathrm{A}$ |
| Full-Scale Output Current Range | $\mathrm{I}_{\text {FSR }}$ | $\begin{gathered} \mathrm{R}_{14}, \mathrm{R}_{15}=5.000 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{REF}}=+15 \mathrm{~V}, \\ \mathrm{~V}-=-10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{REF}}=+25 \mathrm{~V}, \\ \mathrm{~V}-=-12 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 2.1 \\ & 4.2 \end{aligned}$ |  |  | $\begin{aligned} & 2.1 \\ & 4.2 \end{aligned}$ |  |  | mA <br> mA |
| Logic Input Levels Low High | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | $\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}$ | $\overline{-}$ | - |  | $2.0$ | - | $0.8$ | V |
| Logic Input Current Low High | $\begin{aligned} & I_{I L} \\ & I_{I H} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=-10 \mathrm{~V} \text { to }+0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \text { to } 18 \mathrm{~V} \end{gathered}$ | - | $\begin{gathered} -2.0 \\ 0.002 \end{gathered}$ | $\begin{gathered} -10 \\ 10 \end{gathered}$ |  | $\begin{aligned} & -2.0 \\ & 0.002 \end{aligned}$ | $\begin{gathered} -10 \\ 10 \end{gathered}$ | $\mu \mathrm{A}$ |
| Logic Input Swing | $\mathrm{V}_{\text {IS }}$ | $\mathrm{V}-=-15 \mathrm{~V}$ | -10 | - | +18 | -10 | - | +18 | V |
| Logic Threshold Range | $\mathrm{V}_{\text {THR }}$ | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ | -10 | - | +13.5 | -10 | - | +13.5 | V |
| Reference Bias Current | $\mathrm{I}_{15}$ | - | - | -1.0 | -3.0 | - | -1.0 | -3.0 | $\mu \mathrm{A}$ |
| Reference Input Slew Rate | dl/dt | - | 4.0 | 8.0 | - | 4.0 | 8.0 | - | $\mathrm{mA} / \mathrm{us}$ |
| Power Supply Sensitivity Positive <br> Negative | $\begin{aligned} & \text { PSSI }_{\text {FS+ }}^{+} \end{aligned}$ | $\begin{gathered} \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA} \\ \mathrm{~V}+=4.5 \text { to } 5.5 \mathrm{~V}, \\ \mathrm{~V}-=-15 \mathrm{~V} ; \mathrm{V}+=13.5 \\ \text { to } 16.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{~V}-=-4.5 \text { to }-5.5 \mathrm{~V}, \\ \mathrm{~V}+=+15 \mathrm{~V} ; \\ \mathrm{V}-=-13.5 \text { to }-16.5 \mathrm{~V}, \\ \mathrm{~V}+=+15 \mathrm{~V} \end{gathered}$ | - | $\begin{aligned} & 0.0003 \\ & 0.002 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | - | $\begin{aligned} & 0.0003 \\ & 0.002 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | $\begin{aligned} & \text { \%FS/ } \\ & \text { \%VS } \\ & \text { \%FS/ } \\ & \text { \%Vs } \end{aligned}$ |
| Power Supply Current Positive Negative | $\begin{aligned} & \mathrm{I}+ \\ & \mathrm{I} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 3.1 \\ -4.3 \end{gathered}$ | $\begin{gathered} 3.8 \\ -5.8 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 3.1 \\ -4.3 \end{gathered}$ | $\begin{array}{r} 3.8 \\ -5.8 \end{array}$ | mA |
| Positive Negative | $\begin{aligned} & 1+ \\ & 1- \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}}=+5.0 \mathrm{~V},-15 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA} \end{gathered}$ | - | $\begin{gathered} \hline 3.1 \\ -7.1 \end{gathered}$ | $\begin{gathered} \hline 3.8 \\ -7.8 \end{gathered}$ | - | $\begin{gathered} \hline 3.1 \\ -7.1 \end{gathered}$ | $\begin{gathered} \hline 3.8 \\ -7.8 \end{gathered}$ |  |
| Positive Negative | $\begin{aligned} & \mathrm{I}+ \\ & \mathrm{I} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA} \end{gathered}$ |  | $\begin{gathered} 3.2 \\ -7.2 \end{gathered}$ | $\begin{gathered} \hline 3.8 \\ -7.8 \end{gathered}$ | - | $\begin{gathered} 3.2 \\ -7.2 \end{gathered}$ | $\begin{gathered} \hline 3.8 \\ -7.8 \end{gathered}$ |  |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\begin{gathered} \pm 5.0 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA} \\ +5.0 \mathrm{~V},-15 \mathrm{~V} \\ \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA} \\ \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA} \end{gathered}$ | - | $\begin{gathered} \hline 37 \\ 122 \\ 156 \end{gathered}$ | $\begin{gathered} 48 \\ 136 \\ 174 \end{gathered}$ | - | $\begin{gathered} \hline 37 \\ 122 \\ 156 \end{gathered}$ | $\begin{gathered} \hline 48 \\ 136 \\ 174 \end{gathered}$ | mW |

## DAC-08 SERIES

DC ELECTRICAL CHARACTERISTICS (continued) Pin 3 must be at least 3.0 V more negative than the potential to which $R_{15}$ is returned. $\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}$. Output characteristics refer to both $\mathrm{l}_{\mathrm{OUT}}$ and $\mathrm{l}_{\mathrm{OUT}}$ unless otherwise noted. $\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

| Characteristic | Symbol | Test Conditions | DAC-08H |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Resolution Monotonicity | - | - | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & \hline 8.0 \\ & 8.0 \end{aligned}$ | Bits |
| Relative Accuracy Differential Non-Linearity | - | Overtemperature Range | - | - | $\begin{gathered} \pm 0.1 \\ \pm 0.19 \end{gathered}$ | $\begin{aligned} & \hline \% \text { FS } \\ & \% F S \end{aligned}$ |
| Full-Scale Tempco | TCIFS | - | - | $\pm 10$ | $\pm 50$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Output Voltage Compliance | Voc | Full-Scale Current Change 1/2LSB | -10 | - | +18 | V |
| Full-Scale Current | $\mathrm{I}_{\mathrm{FS} 4}$ | $\begin{gathered} \mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V}, \mathrm{R}_{14}, \\ \mathrm{R}_{15}=5.000 \mathrm{k} \Omega \end{gathered}$ | 1.984 | 1.992 | 2.000 | mA |
| Full-Scale Symmetry | $\mathrm{I}_{\text {FSS }}$ | $\mathrm{I}_{\text {FS4 }}{ }^{-1} \mathrm{FS} 2$ | - | $\pm 1.0$ | $\pm 4.0$ | $\mu \mathrm{A}$ |
| Zero-Scale Current | Izs | - | - | 0.2 | 1.0 | $\mu \mathrm{A}$ |
| Full-Scale Output Current Range | $\mathrm{I}_{\text {FSR }}$ | $\begin{gathered} \mathrm{R}_{14}, \mathrm{R}_{15}=5.000 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{REF}}=+15 \mathrm{~V}, \mathrm{~V}-=-10 \mathrm{~V} \\ \mathrm{~V}_{\text {REF }}=+25 \mathrm{~V}, \mathrm{~V}-=-12 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 2.1 \\ & 4.2 \end{aligned}$ | - | - | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Logic Input Levels Low High | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | $\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}$ | $2.0$ | - | $0.8$ | V |
| Logic Input Current Low High | $\begin{aligned} & I_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IH}} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=-10 \mathrm{~V} \text { to }+0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \text { to } 18 \mathrm{~V} \end{gathered}$ | - | $\begin{gathered} -2.0 \\ 0.002 \end{gathered}$ | $\begin{gathered} -10 \\ 10 \end{gathered}$ | $\mu \mathrm{A}$ |
| Logic Input Swing | $\mathrm{V}_{\text {IS }}$ | $\mathrm{V}-=-15 \mathrm{~V}$ | -10 | - | +18 | V |
| Logic Threshold Range | $\mathrm{V}_{\text {THR }}$ | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ | -10 | - | +13.5 | V |
| Reference Bias Current | $\mathrm{I}_{15}$ | - | - | -1.0 | -3.0 | $\mu \mathrm{A}$ |
| Reference Input Slew Rate | dl/dt | - | 4.0 | 8.0 | - | $\mathrm{mA} / \mathrm{\mu s}$ |
| Power Supply Sensitivity <br> Positive <br> Negative | $\begin{aligned} & \text { PSSIFS+ }_{\text {+ }} \\ & \text { PSSIFS- }^{2} \end{aligned}$ | $\begin{gathered} \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA} \\ \mathrm{~V}_{+}=4.5 \text { to } 5.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} ; \\ \mathrm{V}_{+}=13.5 \text { to } 16.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{~V}-=-4.5 \text { to }-5.5 \mathrm{~V}, \mathrm{~V}_{+}=+15 \mathrm{~V} ; \\ \mathrm{V}-=-13.5 \text { to }-16.5 \mathrm{~V}, \mathrm{~V}_{+}=+15 \mathrm{~V} \end{gathered}$ | - | $\begin{aligned} & 0.0003 \\ & 0.002 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | \%FS/\%VS <br> \%FS/\%VS |
| Power Supply Current Positive Negative | $\begin{aligned} & I_{+} \\ & I_{-} \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}= \pm 5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA}$ | - | $\begin{aligned} & 3.1 \\ & -4.3 \end{aligned}$ | $\begin{gathered} 3.8 \\ -5.8 \end{gathered}$ | mA |
| Positive Negative | $\begin{aligned} & \hline 1+ \\ & 1- \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}=+5.0 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}$ | - | $\begin{gathered} \hline 3.1 \\ -7.1 \end{gathered}$ | $\begin{gathered} \hline 3.8 \\ -7.8 \end{gathered}$ |  |
| Positive Negative | $\begin{aligned} & \hline 1+ \\ & 1- \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}$ | - | $\begin{gathered} \hline 3.2 \\ -7.2 \end{gathered}$ | $\begin{gathered} \hline 3.8 \\ -7.8 \\ \hline \end{gathered}$ |  |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\begin{gathered} \pm 5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA} \\ +5.0 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA} \\ \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA} \end{gathered}$ | - | $\begin{gathered} \hline 37 \\ 122 \\ 156 \end{gathered}$ | $\begin{gathered} \hline 48 \\ 136 \\ 174 \end{gathered}$ | mW |

## DAC-08 SERIES

AC ELECTRICAL CHARACTERISTICS

| Characteristic | Symbol | Test Conditions | DAC-08C |  |  | DAC-08E |  |  | DAC-08H |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| Settling Time | ts | To $\pm 1 / 2$ LSB, All Bits Switched On or Off, $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - | 70 | 135 | - | 70 | 135 | - | 70 | 135 | ns |
| Propagation Delay Low-to-High High-to-Low | $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\text {PHL }} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}, \\ \text { Each Bit } \end{gathered}$ <br> All Bits Switched | - | 35 | 60 | - | 35 | 60 | - | 35 | 60 | ns |

## TEST CIRCUITS



Figure 2. Relative Accuracy Test Circuit


Figure 3. Transient Response and Settling Time

## DAC-08 SERIES

## TEST CIRCUITS



Figure 4. Reference Current Slew Rate Measurement

## NOTES:

(See text for values of C.)
Typical values of $\mathrm{R}_{14}=\mathrm{R}_{15}=1 \mathrm{k} \Omega$

$$
\mathrm{V}_{\mathrm{REF}}=+2.0 \mathrm{~V}
$$ $C=15 \mathrm{pF}$

$V_{I}$ and $I_{I}$ apply to inputs $A_{1}$ through $A_{8}$
The resistor tied to Pin 15 is to temperature compensate the bias current and may not be necessary for all applications.
$\mathrm{I}_{\mathrm{O}}=\mathrm{K}\left|\frac{\mathrm{A}_{1}}{2}+\frac{\mathrm{A}_{2}}{4}+\frac{\mathrm{A}_{3}}{8}+\frac{\mathrm{A}_{4}}{16}+\frac{\mathrm{A}_{5}}{32}+\frac{\mathrm{A}_{6}}{64}+\frac{\mathrm{A}_{7}}{128}+\frac{\mathrm{A}_{8}}{256}\right|$
where $K \approx \frac{V_{\text {REF }}}{R_{14}}$
and $A_{N}=$ ' 1 ' if $A_{N}$ is at High Level $A_{N}=$ ' 0 ' if $A_{N}$ is at Low Level

Figure 5. Notation Definitions

## DAC-08 SERIES

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Output Current vs. Output Voltage (Output Voltage Compliance)


Figure 7. Fast Pulsed Reference Operation


Figure 8. True and Complementary Output Operation


Figure 9. Full-Scale Settling Time


Figure 11. Full-Scale Current vs. Reference Current


Figure 12. LSB Propagation Delay vs. IFS


Figure 13. Reference Input Frequency Response

NOTES:
Curve 1: $\quad C C=15 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ centered at +1.0 V Curve 1: $\quad C C=15 \mathrm{pF}, \mathrm{V}_{I N}=5 \mathrm{~m} 0 \mathrm{~V}_{\text {P-P }}$ centered at +200 mV Curve 1: $\quad C C=15 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=100 \mathrm{~m} 0 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ centered at 0 V and applied through $50 \Omega$ connected to Pin 14. +2.0 V applied to $\mathrm{R}_{14}$.

## DAC-08 SERIES

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 14. Reference AMP Common-Mode Range All Bits On


Figure 17. Output Voltage Compliance vs. Temperature


Figure 15. Logic Input Current vs. Input Voltage


Figure 18. Bit Transfer Characteristics

## NOTES:

$\mathrm{B}_{1}$ through $\mathrm{B}_{8}$ have identical transfer characteristics. Bits are fully switched, with less than 1/2LSB error, at less than $\pm 100 \mathrm{mV}$ from actual threshold. These switching points are guaranteed to lie between 0.8 and 2.0 V over the operating temperature range $(\mathrm{V} \mathrm{VC}=0.0 \mathrm{~V})$.


Figure 20. Power Supply Current vs. V-


Figure 21. Power Supply Current vs. Temperature


Figure 22. Maximum Reference Input Frequency vs. Compensation Capacitor Value


Figure 23. Typical Application

## FUNCTIONAL DESCRIPTION

## Reference Amplifier Drive and Compensation

The reference amplifier input current must always flow into Pin 14 regardless of the setup method or reference supply voltage polarity.

Connections for a positive reference voltage are shown in Figure 2. The reference voltage source supplies the full reference current. For bipolar reference signals, as in the multiplying mode, $\mathrm{R}_{15}$ can be tied to a negative voltage corresponding to the minimum input level. $\mathrm{R}_{15}$ may be eliminated with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased as $\mathrm{R}_{14}$ value is increased. This is in order to maintain proper phase margin. For $\mathrm{R}_{14}$ values of $1.0,2.5$, and $5.0 \mathrm{k} \Omega$, minimum capacitor values are 15,37 , and 75 pF , respectively. The capacitor may be tied to either $\mathrm{V}_{\mathrm{EE}}$ or ground, but using $\mathrm{V}_{\mathrm{EE}}$ increases negative supply rejection. (Fluctuations in the negative supply have more effect on accuracy than do any changes in the positive supply.)

A negative reference voltage may be used if $\mathrm{R}_{14}$ is grounded and the reference voltage is applied to $\mathrm{R}_{15}$ as shown. A high input impedance is the main advantage of this method. The negative reference voltage must be at least 3.0 V above the $\mathrm{V}_{\mathrm{EE}}$ supply. Bipolar input signals may be handled by connecting $\mathrm{R}_{14}$ to a positive reference voltage equal to the peak positive input level at Pin 15.

When using a DC reference voltage, capacitive bypass to ground is recommended. The 5.0 V logic supply is not recommended as a reference voltage, but if a well regulated 5.0 V supply which drives logic is to be used as the reference, $\mathrm{R}_{14}$ should be formed of two series resistors with the junction of the two resistors bypassed with $0.1 \mu \mathrm{~F}$ to ground. For reference voltages greater than 5.0 V , a clamp diode is recommended between Pin 14 and ground.

If Pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods applies and the amplifier must be heavily compensated, decreasing the overall bandwidth.

## Output Voltage Range

The voltage at Pin 4 must always be at least 4.5 V more positive than the voltage of the negative supply (Pin 3) when the reference current is 2.0 mA or less, and at least 8.0 V more positive than the negative supply when the reference current is between 2.0 mA and 4.0 mA . This is necessary to avoid saturation of the output transistors, which would cause serious accuracy degradation.

## Output Current Range

Any time the full-scale current exceeds 2.0 mA , the negative supply must be at least 8.0 V more negative than the output voltage. This is due to the increased internal voltage drops between the negative supply and the outputs with higher reference currents.

## Accuracy

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy, full-scale accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current after zero-scale current has been nulled out. The relative accuracy of the DAC-08 series is essentially constant over the operating temperature range due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the DAC-08 series has a very low full-scale current drift over the operating temperature range.

The DAC-08 series is guaranteed accurate to within $\pm \mathrm{LSB}$ at $+25^{\circ} \mathrm{C}$ at a full-scale output current of 1.992 mA . The relative accuracy test circuit is shown in Figure 2. The 12-bit converter is calibrated to a full-scale output current of 1.99219 mA , then the DAC-08 full-scale current is trimmed to the same value with $\mathrm{R}_{14}$ so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on the oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accurate D-to-A converter. 16-bit accuracy implies a total of $\pm$ part in 65,536 , or $\pm 0.00076 \%$, which is much more accurate than the $\pm 0.19 \%$ specification of the DAC-08 series.

## Monotonicity

A monotonic converter is one which always provides analog output greater than or equal to the preceding value for a corresponding increment in the digital input code. The DAC-08 series is monotonic for all values of reference current above 0.5 mA . The recommended range for operation is a DC reference current between 0.5 mA and 4.0 mA .

## DAC-08 SERIES

## Settling Time

The worst-case switching condition occurs when all bits are switched on, which corresponds to a low-to-high transition for all input bits. This time is typically 70 ns for settling to within LSB for 8-bit accuracy. This time applies when $\mathrm{R}_{\mathrm{L}}<500 \Omega$ and $\mathrm{C}_{\mathrm{O}}<25 \mathrm{pF}$. The slowest single switch is the least significant bit, which typically turns on and settles in 65 ns . In applications where the DAC
functions in a positive-going ramp mode, the worst-case condition does not occur and settling times less than 70 ns may be realized.
Extra care must be taken in board layout since this usually is the dominant factor in satisfactory test results when measuring settling time. Short leads, $100 \mu \mathrm{~F}$ supply bypassing for low frequencies, minimum scope lead length, and avoidance of ground loops are all mandatory.


Figure 24. Settling Time and Propagation Delay


NOTES:
$\mathrm{I}_{\mathrm{FS}} \approx \frac{+\mathrm{V}_{\text {REF }}}{R_{\text {REF }}} \times \frac{255}{256} ; \mathrm{I}_{\mathrm{O}}+\mathrm{I}_{\mathrm{O}}^{-}=\mathrm{I}_{\mathrm{FS}}$ for all logic states
Figure 25. Basic DAC-08 Configuration

## DAC-08 SERIES



Figure 26. Recommended Full-Scale and Zero-Scale Adjust


Figure 27. Unipolar Voltage Output for Low Impedance Output

## DAC-08 SERIES



Figure 28. Unipolar Voltage Output for High Impedance Output


|  | $\mathbf{B}_{\mathbf{1}}$ | $\mathbf{B}_{\mathbf{2}}$ | $\mathbf{B}_{\mathbf{3}}$ | $\mathbf{B}_{\mathbf{4}}$ | $\mathbf{B}_{\mathbf{5}}$ | $\mathbf{B}_{\mathbf{6}}$ | $\mathbf{B}_{\mathbf{7}}$ | $\mathbf{B}_{\mathbf{8}}$ | $\mathbf{V}_{\mathbf{O U T}}$ | $\overline{\mathbf{V}_{\mathbf{O U T}}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Positive full-scale | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | -9.920 V | +10.000 |
| Positive FS - 1LSB | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | -9.840 V | +9.920 |
| + Zero-scale + 1LSB | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | -0.080 V | +0.160 |
| Zero-scale | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.000 | +0.080 |
| Zero-scale - 1LSB | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0.080 | 0.000 |
| Negative full scale - 1LSB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | +9.920 | -9.840 |
| Negative full scale | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | +10.000 | -9.920 |

Figure 29. Basic Bipolar Output Operation (Offset Binary)

## DAC-08 SERIES

ORDERING INFORMATION

| Device | Description | Temperature Range | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: |
| DAC-08ED | 16-Pin Plastic Small Outline Package | 0 to $+70^{\circ} \mathrm{C}$ | 48 Units/Rail |
| DAC-08EDG | 16-Pin Plastic Small Outline Package (Pb-Free) | 0 to $+70^{\circ} \mathrm{C}$ | 48 Units/Rail |
| DAC-08EDR2 | 16-Pin Plastic Small Outline Package | 0 to $+70^{\circ} \mathrm{C}$ | 2500 Tape \& Reel |
| DAC-08EDR2G | 16-Pin Plastic Small Outline Package (Pb-Free) | 0 to $+70^{\circ} \mathrm{C}$ | 2500 Tape \& Reel |
| DAC-08CN | 16-Pin Plastic Dual In-Line Package | 0 to $+70^{\circ} \mathrm{C}$ | 25 Units/Rail |
| DAC-08CNG | 16-Pin Plastic Dual In-Line Package (Pb-Free) | 0 to $+70^{\circ} \mathrm{C}$ | 25 Units/Rail |
| DAC-08EN | 16-Pin Plastic Dual In-Line Package | 0 to $+70^{\circ} \mathrm{C}$ | 25 Units/Rail |
| DAC-08ENG | 16-Pin Plastic Dual In-Line Package (Pb-Free) | 0 to $+70^{\circ} \mathrm{C}$ | 25 Units/Rail |
| DAC-08HN | 16-Pin Plastic Dual In-Line Package | 0 to $+70^{\circ} \mathrm{C}$ | 25 Units/Rail |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MARKING DIAGRAMS

SOIC-16
D SUFFIX
CASE 751B


PDIP-16
N SUFFIX
CASE 648



| A | $=$ Assembly Location |
| :--- | :--- |
| WL | $=$ Wafer Lot |
| YY, Y | $=$ Year |
| WW | $=$ Work Week |
| G | $=$ Pb-Free Package |

## DAC-08 SERIES

## PACKAGE DIMENSIONS

SOIC-16<br>D SUFFIX<br>CASE 751B-05

ISSUE J


PDIP-16
N SUFFIX
CASE 648-08
ISSUE T


NOTES:

1. DIMENSIONING AND TOLERANCING PER

ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION LTO CENTER OF LEADS

WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL

| DIM | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 0.740 | 0.770 | 18.80 | 19.55 |  |  |
| B | 0.250 | 0.270 | 6.35 | 6.85 |  |  |
| C | 0.145 | 0.175 | 3.69 | 4.44 |  |  |
| D | 0.015 | 0.021 | 0.39 | 0.53 |  |  |
| F | 0.040 | 0.70 | 1.02 | 1.77 |  |  |
| G | 0.100 |  | BSC | 2.54 |  | BSC |
| H | 0.050 |  | BSC | 1.27 |  | BSC |
| J | 0.008 | 0.015 | 0.21 | 0.38 |  |  |
| K | 0.110 | 0.130 | 2.80 | 3.30 |  |  |
| L | 0.295 | 0.305 | 7.50 | 7.74 |  |  |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |  |  |
| S | 0.020 | 0.040 | 0.51 | 1.01 |  |  |

[^1]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.


[^0]:    *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

[^1]:    ON Semiconductor and 10 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

