


300mA, Ultra-low noise, Small Package

Ultra-Fast CMOS LDO Regulator


General Description

The The LP3982 is designed for portable RF and wireless applications with demanding performance and space requirements. The LP3982 performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. A noise bypass pin is available for further reduction of output noise. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The LP3982 also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The LP3982 consumes less than 0.01 µA in shutdown mode and has fast turn-on time less than 50 us. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. Available in the 5-lead of SC-70 packages.

Ordering Information



Typical Application Circuit




Features

- ◆ Ultra-Low-Noise for RF Application
- ◆ 2V-6V Input Voltage Range
- ◆ Low Dropout : 220mV @ 300mA
- ◆ 1.2V, 1.5V, 1.8V, 2.5V, 2.8V 3.0V and 3.3V Fixed
- ◆ 300mA Output Current, 550A Peak Current
- ♦ High PSSR:-80dB at 1KHz
- ♦ < 0.01uA Standby Current When Shutdown
- ◆ Available in SC-70-5 Package
- ◆ TTL-Logic-Controlled Shutdown Input
- ◆ Ultra-Fast Response in Line/Load transient
- ◆ Current Limiting and Thermal Shutdown Protection
- ◆ Quick start-up (typically 50uS)

Applications

- ♦ Portable Media Players/MP3 players
- ♦ Cellular and Smart mobile phone
- ♦ LCD
- ♦ DSC Sensor
- ♦ Wireless Card

Pin Configurations



Marking Information


Please see website.



Functional Pin Description

Pin Name	Pin Function
EN	Chip Enable (Active High). Note that this pin is high impedance. There should be a pull low $100k\Omega$ resistor connected to GND when the control signal is floating.
BP	Reference Noise Bypass
GND	Ground
VOUT	Output Voltage
VIN	Power Input Voltage

Function Block Diagram



Absolute Maximum Ratings

Supply Input Voltage	6V
Power Dissipation, PD @ TA = 25° C	
SC-70	400mW
Package Thermal Resistance	
SC-70, 0JA	250°C/W
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
ESD Susceptibility	
HBM (Human Body Mode)	2kV
MM(Machine-Mode)	200V
Recommended Operating Conditions	
Supply Input Voltage	2.5V to 5.5V
EN Input Voltage	0V to 5.5V
Operation Junction Temperature Range	
Operation Ambient TemperatureRange	



Electrical Characteristics


(VIN = VOUT + 1V, CIN = COUT = 1μ F, CBP = 22nF, TA = 25° C, unless otherwise specified)


Parameter		Symbol	Test Conditions	Min	Тур	Max	Units	
Output Voltage Accuracy		ΔVOUT	IOUT = 1mA	-2		+2	%	
Current Limit			ILIM	RLOAD = 1Ω	360	400		mA
Quiescent Current			IQ	VEN ≥ 1.2V, IOUT = 0mA		90	130	μΑ
Dropout Voltage				IOUT = 200mA, VOUT >		170	200	mV
			VDROP	2.8V				
				IOUT = 300mA, VOUT >	220		300	
			2.8V		220	300		
Line Regulation		ΔVLINE	VIN = (VOUT + 1V) to			0.3	%	
		AVEINE	5.5V, IOUT = 1mA					
Load Regulation		ΔLOAD	1mA < IOUT < 300mA			0.6	%	
Standby Current			ISTBY	VEN = GND, Shutdown		0.01	1	μΑ
EN Input Bias Current			IIBSD	VEN = GND or VIN		0	100	nA
	Logic-Low		VIL	VIN = 3V to 5.5V,			0.4	
EN Threshold	Voltag	je	VIL	Shutdown			0.4	\ \ \
Livillieshold	Logic-High Voltage			VIN = 3V to 5.5V,	1.2]
			VIH	Start-Up	1.2			
Output Noise Voltage			10Hz to 100kHz, IOUT =		100		uVRMS	
			200mA COUT = 1μF		100			
Power Supply f = 100Hz		PSRR			-80			
Rejection Rate f = 10kHz			COUT = 1μF,		- 55		dB	
				IOUT = 10mA		-33		
Thermal Shutdown Temperature		TSD			165		°C	


LP3982 – Ver. 1.0 Datasheet Dec.-2006 Page 3 of 8





Typical Operating Characteristics






















Applications Information

Like any low-dropout regulator, the external capacitors used with the LP3982 must be carefully selected for regulator stability and performance. Using a capacitor whose value is > 1µF on the LP3982 input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better **PSRR** line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The LP3982 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least 1µF with ESR is > $25m\Omega$ on the LP3982 output ensures stability. The LP3982 still works well with output capacitor of other types due to the wide stable ESR range. Figure 1 shows the curves of allowable ESR range as a function of load current for various output capacitor values. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the VOUT pin of the LP3982 and returned to a clean analog ground.

Start-up Function Enable Function Start Up



Time (10µs/Div)

The LP3982 features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.2 volts. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For to protecting the system, the LP3982 have a quick-discharge function. If the enable function is not needed in a specific application, it may be tied to VIN to keep the LDO regulator in a continuously on state.

Bypass Capacitor and Low Noise

Connecting a 22nF between the BP pin and GND pin significantly reduces noise on the regulator output, it is critical that the capacitor connection between the BP pin and GND pin be direct and PCB traces should be as short as possible. There is a relationship between the bypass capacitor value and the LDO regulator turn on time. DC leakage on this pin can affect the LDO regulator output noise and voltage regulation performance.

Thermal Considerations

Thermal protection limits power dissipation in LP3982. When the operation junction temperature exceeds 165°C, the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turn on again after the junction temperature cools by 30°C. For continue operation, do not exceed absolute maximum operation junction temperature 125°C.

LP3982 – Ver. 1.0 Datasheet Dec.-2006 Page 6 of 8



The power dissipation definition in device is :

PD = (VIN-VOUT) x IOUT + VIN x IQ

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient.

The maximum power dissipation can be calculated by following formula:

 $PD(MAX) = (TJ(MAX) - TA)/\theta JA$

Where TJ(MAX) is the maximum operation junction temperature 125° C, TA is the ambient temperature and the θ JA is the junction to ambient thermal resistance. For recommended operating conditions specification of LP3982, where TJ(MAX) is the maximum junction temperature of the die (125° C) and TA is the maximum ambient temperature. The junction to ambient thermal resistance (θ JA is layout dependent) for SC-70-5 package is 250° C/W.


PD(MAX) = $(125^{\circ}C-25^{\circ}C)$ / 250 = 400mW (SC-70-5) PD(MAX) = $(125^{\circ}C-25^{\circ}C)$ / 165 = 606mW

The maximum power dissipation depends on operating ambient temperature for fixed TJ(MAX) and thermal resistance θJA .

LP3982 - Ver. 1.0 Datasheet Dec.-2006 Page 7 of 8



Packaging Information



Sumbal	Dimensions	In Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.800	1.100	0.031	0.044	
A1	0.000	0.100	0.000	0.004	
В	1.150	1.350	0.045	0.054	
b	0.150	0.400	0.006	0.016	
С	1.800	2.450	0.071	0.096	
D	1.800	2.250	0.071	0.089	
е	0.650		0.026		
Н	0.080	0.260	0.003	0.010	
L	0.210	0.460	0.008	0.018	

\$C-70-5 **S**urface Mount Package