# N-Channel Enhancement-Mode Vertical DMOS FETs

## Ordering Information

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub>	V <sub>GS(th)</sub>	I <sub>D(on)</sub>	Orde	r Number / Pac	ckage
BV <sub>DGS</sub>	(max)	(max)	(min)	TO-236AB*	TO-92	TO-243AA**
250V	7.0Ω	2.0V	1.2A	TN5325K1	TN5325N3	TN5325N8

Product marking for SOT-23:						
	N3C*					
where $* = 2$ -week alpha date code						

\* Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

\*\* Shipped on 2,000 piece carrier tape and reels.

## Features

- □ Low threshold 2.0V max.
- □ Free from secondary breakdown
- Low power drive requirement
- □ Low C<sub>ISS</sub> and fast switching speeds
- Excellent thermal stability
- □ High input impedance and high gain
- Complementary N- and P-channel devices

## **Applications**

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

# **Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.

11/12/01


Product marking for TO-243AA
TN3C\*
Where \* = 2-week alpha date code

## Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

# Package Options



Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

#### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>A</sub> = 25°C	θ <sub>jc</sub> °C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-236AB	150mA	400mA	0.36W	200	350	150mA	400mA
TO-92	215mA	800mA	0.74W	125	170	215mA	800mA
TO-243AA	316mA	1.5A	1.6W**	15	78**	316mA	1.5A

\*  $I_D$  (continuous) is limited by max rated  $T_i$ .

\*\*Mounted on FR5 board. 25mm x 25mm x 1.57mm. Significant PD increase possible on ceramic substrate.


#### Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	250			V	$I_{D} = 100 \mu A, V_{GS} = 0 V$	
V <sub>GS(th)</sub>	Gate Threshold Voltage	0.6		2.0	V	$V_{GS} = V_{DS}, I_D = 1mA$	
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.5	mV/°C	$I_D = 1 \text{mA}, V_{GS} = V_{DS}$	
I <sub>GSS</sub>	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			1.0	μΑ	$V_{GS} = 0V, V_{DS} = 100V$	
				10.0	μΑ	$V_{GS} = 0V, V_{DS} = Max Rating$	
				1.0	mA	$V_{GS} = 0V, V_{DS} = 0.8$ Max Rating $T_A = 125^{\circ}C$	
I <sub>D(ON)</sub>	ON-State Drain Current	0.6			A	$V_{GS} = 4.5V, V_{DS} = 25V$	
		1.2				$V_{GS} = 10V, V_{DS} = 25V$	
R <sub>DS(ON)</sub>	Static Drain-to-Source			8.0	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 150mA	
	ON-State Resistance			7.0	Ω	$V_{GS} = 10V, I_{D} = 1.0A$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			1.0	%/°C	$V_{GS} = 4.5V, I_{D} = 150mA$	
G <sub>FS</sub>	Forward Transconductance	150			m <sup>70</sup>	$V_{DS} = 25V, I_{D} = 200mA$	
C <sub>ISS</sub>	Input Capacitance			110			
C <sub>OSS</sub>	Common Source Output Capacitance			60	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1MHz$	
C <sub>RSS</sub>	Reverse Transfer Capacitance			23			
t <sub>d(ON)</sub>	Turn-ON Delay Time			20			
t <sub>r</sub>	t <sub>r</sub> Rise Time			15	ns	$V_{DD} = 25V$ $I_{D} = 150mA$	
$t_{d(OFF)}$				25		$R_{GEN} = 25\Omega$	
t <sub>f</sub>	Fall Time			25		- GEN	
$V_{SD}$	Diode Forward Voltage Drop			1.8	V	$I_{SD} = 200 \text{mA}, V_{GS} = 0 \text{V}$	
t <sub>rr</sub>	Reverse Recovery Time		300		ns	I <sub>SD</sub> = 200mA, V <sub>GS</sub> = 0V	

Notes:

1.All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.) 2.All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit



Supertex inc.

1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 • FAX: (408) 222-4895 www.supertex.com

11/12/01

©2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.