Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

P/N + Description + Content Search

Search Word's :
Part Name(s) : HD74ALVCH162543
Hitachi
Hitachi -> Renesas Electronics
Description : 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

Description
The HD74ALVCH162543 can be used as two 8-bit TRANSCEIVERS or one 16-BIT transceiver.

Features
• VCC = 2.3 V to 3.6 V
• Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
• Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
• High output current ±12 mA (@VCC = 3.0 V)
• Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
• All OUTPUTS have equivalent 26 Ω series resistors, so no external resistors are required.

Part Name(s) : HD74ALVCH16543
Hitachi
Hitachi -> Renesas Electronics
Description : 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

Description
The HD74ALVCH16543 can be used as two 8-bit TRANSCEIVERS or one 16-BIT transceiver.

Features
• VCC = 2.3 V to 3.6 V
• Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
• Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
• High output current ±24 mA (@VCC = 3.0 V)
• Bus hold on data inputs eliminates the need for external pullup / pulldown resistors

Description : 16-BIT Bus TRANSCEIVERS WITH 3-STATE OUTPUTS

DESCRIPTION:
Maxwell Technologies’ 54LVTH162245 devices are 16-BIT (dual-octal) non-inverting 3-STATE TRANSCEIVERS designed for low-voltage (3.3V) VCC operation, but WITH the capability to provide a TTL interface to a 5V system environment. These devices can be used as two 8-bit TRANSCEIVERS or one 16-BIT transceiver. The devices allow data transmission from the A bus to the B bus or form the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output enable (OE) input can be used to disable the device so that the buses are effectively isolated. The A-port OUTPUTS, which are designed to source or sink up to 12 mA, include equivalent 22-Ω series resistors to reduce overshoot and undershoot.

FEATURES:
• A-Port OUTPUTS have equivalent 22-Ω series resistors, so no external resistors are required
• Support mixed-mode signal operation (5V input and output voltages WITH 3.3V VCC)
• Support unregulated battery operation down to 2.7V
• Typical VOLP (output ground bounce) < 0.8V at VCC = 3.3V, TA = 25°C
• IOFF and power-up 3-STATE support hot insertion
• Bus hold on data inputs eliminates the need for external pullup/pulldown resistors
• Distributed VCC and GND pin configuration minimizes highspeed switching noise
• Flow-through architecture optimizes PCB layout
• Total dose hardness:
    - > 100 krad (Si), depending upon space mission
• Package: 48 pin RAD-PAK® flat pack

Description : 16-BIT REGISTERED Transceiver WITH 3-STATE OUTPUTS

General Description
The ABT16952 is a 16-BIT REGISTERED transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-STATE output enable signals are provided for each register. The output pins are guaranteed to source 32 mA and to sink 64 mA.

Features
■ Separate clock, clock enable and 3-STATE output
   enable provided for each register
■ A and B output sink capability of 64 mA source capability of 32 mA
■ Guaranteed latchup protection
■ High impedance glitch free bus loading during entire
   power up and power down cycle
■ Nondestructive hot insertion capability

Description : 74F2952 REGISTERED transceiver, non-inverting (3-STATE) 74F2953 REGISTERED transceiver, inverting (3-STATE)

DESCRIPTION
The 74F2952 and 74F2953 are 8-bit REGISTERED TRANSCEIVERS. Two 8-bit back-to-back registers store data flowing in both directions between two bi-directional buses. Data applied to the inputs is entered and stored on the rising edge of the Clock (CPXX) provided that the Clock Enable (CEXX) is Low. The data is then present at the 3-STATE output buffers, but is only accessible when the Output Enable (OEXX) is Low. Data flow from ‘A’ inputs to ‘B’ OUTPUTS is the same as for ‘B’ inputs to ‘A’ OUTPUTS.

FEATURES
• 8-bit REGISTERED TRANSCEIVERS
• Two 8-bit, back-to-back registers store data moving in both directions between two bidirectional buses
• Separate Clock, Clock Enable and 3-STATE Enable provided for each register
• 74F2952 non-inverting
• 74F2953 inverting
• AM2952/2953 functional equivalent
• ‘A’ OUTPUTS sink 24mA and source 3mA
• ‘B’ OUTPUTS sink 64mA and source 15mA
• 300 mil wide 24-pin Slim DIP package

Description : Low Voltage 16-BIT REGISTERED Transceiver WITH 3-STATE OUTPUTS

General Description
The LVT16952 and LVTH16952 are 16-BIT REGISTERED TRANSCEIVERS. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable, and output enable signals are provided for each register.
The LVTH16952 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.
The REGISTERED transceiver is designed for low-voltage (3.3V) VCC applications, but WITH the capability to provide a TTL interface to a 5V environment.
The LVT16952 and LVTH16952 are fabricated WITH an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features
■ Input and output interface capability to systems at 5V VCC
■ Bushold data inputs eliminate the need for external
   pull-up resistors to hold unused inputs (74LVTH16952)
■ Live insertion/extraction permitted
■ Power Up/Down high impedance provides glitch-free bus loading
OUTPUTS source/sink −32 mA/+64 mA
■ Functionally compatible WITH the 74 series 16952
■ Latch-up conforms to JEDEC JED78
■ ESD performance:
   Human-body model > 2000V
   Machine model > 200V
   Charged-device model > 1000V

Part Name(s) : HD74ALVCH16245
Hitachi
Hitachi -> Renesas Electronics
Description : 16-BIT Bus TRANSCEIVERS WITH 3-STATE OUTPUTS

Description
The HD74ALVCH16245 is designed for asynchronous communication between data buses. The control function implementation minimizes external timing requirements. This device can be used as two 8-bit TRANSCEIVERS or one 16-BIT transceiver.
   
Features
• VCC = 2.3 V to 3.6 V
• Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
• Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
• Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
   

Description : 16-BIT REGISTERED Transceiver WITH 3-STATE OUTPUTS

General Description
The ACT16543 contains sixteen non-inverting TRANSCEIVERS containing two sets of D-type registers for temporary storage of data flowing in either direction. Each byte has separate control inputs which can be shorted together for full 16-BIT operation. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow.

Features
■ Independent registers for A and B buses
■ Separate controls for data flow in each direction
■ Back-to-back registers for storage
   Multiplexed real-time and stored data transfers
■ Separate control logic for each byte
OUTPUTS source/sink 24 mA
■ TTL-compatible inputs

Description : Fast CMOS 18-Bit REGISTERED TRANSCEIVERS

Fast CMOS 18-Bit REGISTERED TRANSCEIVERS

Description : 16-BIT REGISTERED Transceiver WITH 3-STATE OUTPUTS

General Description
The ACTQ16543 contains sixteen non-inverting TRANSCEIVERS containing two sets of D-type registers for temporary storage of data flowing in either direction. Each byte has separate control inputs which can be shorted together for full 16-BIT operation. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow.
The ACTQ16543 utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO output control and undershoot corrector for superior performance.

Features
■ Utilizes Fairchild FACT Quiet Series technology
■ Guaranteed simultaneous switching noise level and
   dynamic threshold performance
■ Guaranteed pin-to-pin output skew
■ Independent registers for A and B buses
■ Separate controls for data flow in each direction
■ Back-to-back registers for storage
   Multiplexed real-time and stored data transfers
■ Separate control logic for each byte
16-BIT version of the ACTQ543
OUTPUTS source/sink 24 mA
■ Additional specs for Multiple Output Switching
■ Output loading specs for both 50 pF and 250pF loads

12345678910 Next



All Rights Reserved© datasheetq.com  [Privacy Policy ] [ Request Datasheet] [Contact Us]