Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

P/N + Description + Content Search

Search Word's :

Part Name(s) : M4001 M400113VSJ M400113VSJ-R M400113VSK M400113VSK-R M400173VSJ M400173VSJ-R M400173VSK M400173VSK-R M4002 MTRONPTI
MTRONPTI
Description : or="FF003B">9x14 or="FF003B">mm, or="FF003B">5.0 or 3.3 Volt, Sinewave, VCSO View

• Low Jitter - <1 ps from 12 kHz to 20 MHz

• Ideal for clock smoothing application for OC-48 and OC-192


Part Name(s) : MVS MVS11T1AJ MVS11T1AJ-R MVS11T1CJ MVS11T1CJ-R MVS11T2AJ MVS11T2AJ-R MVS11T2CJ MVS11T2CJ-R MVS11V1AJ MTRONPTI
MTRONPTI
Description : or="FF003B">9x14 or="FF003B">mm, or="FF003B">5.0 Volt, HCMOS/TTL, VCXO View

or="FF003B">9x14 or="FF003B">mm, or="FF003B">5.0 Volt, HCMOS/TTL, VCXO

• General purpose VCXO for Phase Lock Loops (PLL), Clock Recovery, Reference Signal Tracking and Synthesizers
• Frequencies up to 160 MHz and tri-state option

Part Name(s) : SY100EL92 SY100EL92ZC SY100EL92ZCTR SY100EL92 SY100EL92ZCTR SY100EL92ZG SY100EL92ZGTR SY100EL92ZITR SY100EL92ZC SY100EL92ZI Micrel
Micrel
Description : TRIPLE LVPECL-TO-PECL or PECL-TO-LVPECL TRANSLATor View

DESCRIPTION
The SY100EL92 is a triple LVPECL-to-PECL or PECL-to-LVPECL translator. The device receives standard PECL signals and translates them to differential LVPECL output signals (or vice versa). SY100EL92 can also be used as a differential line receiver for PECL-to-PECL or LVPECL-toLVPECL signals. However, please note that for the latter we will need two different power supplies. Please refer to Function Table for more details.

FEATURES
■ 5V and 3.3V power supplies required
■ Also, supports LVPECL-to-PECL translation
or="FF003B">5.0ps propagation delays
■ Fully differential design
■ Differential line receiver capability
■ Application note
■ Available in 20-pin SOIC package

Part Name(s) : SY100S811 SY100S811JC SY100S811JCTR SY100S811ZC SY100S811ZCTR SY100S811 SY100S811JC SY100S811JCTR SY100S811JZ SY100S811ZC Micrel
Micrel
Description : SINGLE SUPPLY 1:9 PECL/TTL-TO-PECL View

DESCRIPTION
The SY100S811 is a low skew 1-to-9 PECL differential driver designed for clock distribution in new, high performance PECL systems. It accepts either a PECL clock input or a TTL input by using the TTL enable pin TEN. When the TTL enable pin is HIGH, the TTL input is enabled and the PECL input is disabled. When the enable pin is set LOW, the TTL input is disabled and the PECL input is enabled.

FEATURES
■ PECL version of popular ECLinPS E111
■ Low skew
■ Guaranteed skew spec
■ VBB output
■ TTL enable input
■ Selectable TTL or PECL clock input
■ Single +5V supply
■ Differential internal design
■ Similar pin configuration to E111
■ PECL I/O fully compatible with industry standard
■ Internal 75KΩ PECL input pull-down resistors
■ Available in 28-pin PLCC and SOIC packages


Part Name(s) : M4003 M400310B1PJ M400310B1PJ-R M400310B1PK M400310B1PK-R M400310B2PJ M400310B2PJ-R M400310B2PK M400310B2PK-R M400310S1PJ MTRONPTI
MTRONPTI
Description : or="FF003B">9x14 or="FF003B">mm, or="FF003B">5.0 or 3.3 Volt, PECL, VCSO View

• Integrated phase jitter of less than 0.5 ps from 12 kHz to 20 MHz

• Ideal for SONET and 10 and 40 Gigabit Ethernet applications



 


Part Name(s) : AZ10/100ELT20LG AZ10/100ELT20XP AZ100ELT20 AZ100ELT20D+ AZ100ELT20DG AZ100ELT20NG AZ100ELT20TG AZ10ELT20 AZ100ELT20N AZ10ELT20D AZM
Arizona Microtek, Inc
Description : CMOS/TTL to Differential PECL Translator View

DESCRIPTION
The AZ10/100ELT20 is a CMOS/TTL to differential PECL translator. It operates with a single power supply of +3.0 to +5.5 volts, making it ideal for both LVCMOS/LVTTL and CMOS/TTL applications. The extremely small MLP 8 2x2 mm package makes it ideal for those applications where space, performance and low power are at a premium.
When the D input is left floating, the Q output is forced HIGH, and the Q¯ output is forced LOW.
The ELT20 is available in both PECL standards: the AZ10ELT20 is compatible with PECL 10K logic levels while the AZ100ELT20 is compatible with PECL 100K logic levels.

FEATURES
• 0.5ns Typical Propagation Delay
• Differential PECL Outputs
• Flow Through Pinouts
• Operating Range of +3.0V to +5.5V
• Direct Replacement for ON Semi MC100ELT20 & Micrel SY89329V
• Available in 2x2 and 3.3 mm MLP Packages
• IBIS Model Files Available on Arizona Microtek Website

Part Name(s) : C1300 C1300C505T505SV033RFAVA1E1T C1300 C1300C505T505SV033RFAVA1E1T Vectron
Vectron International
Description : PXO or="FF003B">9x14 J Leaded Surface Mount Package View

Features
   or="FF003B">9x14 J Leaded Surface Mount Package
   Reflow Process Compatible
   ACMOS, TTL, LVPECL and LVDS
   MIL-PRF-55310 Class B Screening (optional)
   Military Operating Temperature Range (optional)

Typical Applications
   Military Systems
   Avionics and Instrumentation
   Test Equipment
   Medical Equipment

Part Name(s) : AZ10/100ELT20 AZ10/100ELT20L AZ10/100ELT20LG AZ10/100ELT20XP AZ100ELT20 AZ100ELT20D AZ100ELT20D+ AZ100ELT20DG AZ100ELT20N AZ100ELT20NG ETC
Unspecified
Description : CMOS/TTL to Differential PECL Translator View

[Arizona-Microtek]

DESCRIPTION
The AZ10/100ELT20 is a CMOS/TTL to differential PECL translator. It operates with a single power supply of +3.0 to +5.5 volts, making it ideal for both LVCMOS/LVTTL and CMOS/TTL applications. The extremely small MLP 8 2x2 mm package makes it ideal for those applications where space, performance and low power are at a premium.
When the D input is left floating, the Q output is forced HIGH, and the Q¯ output is forced LOW.
The ELT20 is available in both PECL standards: the AZ10ELT20 is compatible with PECL 10K logic levels while the AZ100ELT20 is compatible with PECL 100K logic levels.

FEATURES
• 0.5ns Typical Propagation Delay
• Differential PECL Outputs
• Flow Through Pinouts
• Operating Range of +3.0V to +5.5V
• Direct Replacement for ON Semi MC100ELT20 & Micrel SY89329V
• Available in 2x2 and 3.3 mm MLP Packages
• IBIS Model Files Available on Arizona Microtek Website

Part Name(s) : M660 ICST
Integrated Circuit Systems
Description : DUAL SAW, SELECTABLE FREQUENCY VCSO View

GENERAL DESCRIPTION

The M660-01 is a dual SAW, selectable frequency VCSO for low-jitter clock generation. An integrated SAW (surface acoustic wave) delay line implements the high-Q VCO (voltage controlled oscillator) function, which results in low output phase noise and very low jitter. The M660-01 is available in a range of center frequencies from 125 to 175MHz. The M660-02 is available in a range of center frequencies from or="FF003B">5.0 to 700MHz.



FEATURES

• M660-01 output frequencies from 125 to 175 MHz

  M660-02 output frequencies from or="FF003B">5.0 to 700 MHz

  (Specify center frequency at time of order)

• Two integrated SAW devices

• Selectable output frequency

• Supports multi-rate optical interface requirements

• Low phase jitter 0.37ps rms typical (12kHz to 20MHz)

• Low phase noise -70dBc/Hz @ 1kHz offset

• Differential 3.3V LVPECL output

• Single 3.3V power supply

• Small 9 x 14 mm SMT (surface mount) package



 


12345678910 Next



All Rights Reserved© datasheetq.com 2015 - 2020  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]