P/N + Description + Content Search


1 2 3 4 5 6 7 8 9 10 Next

Part Name(s) : TC4017 TC4017BF TC4017BP
Description : TC4017BP/TC4017BF Decade Counter/Divider
Toshiba
Toshiba

TC4017BP/BF is decimal Johnson counter consisting of 5 stage D-type flip-flop equipped with the decoder to convert the output to decimal. Depending on the number of count pulses fed to CLOCK or CLOCK INHIBIT one output among 10 output lines “Q0” through “Q9” becomes “H” level. The counter advances its state at rising edge of CLOCK (CLOCK INHIBIT = “L”) or falling edge of CLOCK INHIBIT (CLOCK = “H”). RESET input to “H” level resets the counter to Q0 = “H” and Q1 through Q9 = “L” regardless of CLOCK and CLOCK INHIBIT


View
Part Name(s) : XRK7988
Description : INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
Exar
Exar Corporation

GENERAL DESCRIPTION

The XRK7988 is a PLL clock driver designed specifically for redundant clock tree designs. The device receives two differential LVPECL clock signals from which it generates 5 new differential LVPECL clock outputs. Two of the output pairs regenerate the input signals frequency and phase while the other three pairs generate 8x, phase aligned clock outputs. External PLL feedback is used to also provide zero delay buffer performance.



FEATURES

• Fully Integrated PLL

• Intelligent Dynamic Clock Switch

• LVPECL Clock Outputs

• LVCMOS Control I/O

• 3.3V Operation

• 32-Lead LQFP Packaging

• 19.44 to 155.52 MHz


View
Part Name(s) : XRK79892 XRK79892IQ
Description : INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
Exar
Exar Corporation

GENERAL DESCRIPTION

The XRK79892 is a PLL clock driver designed specifically for redundant clock tree designs. The device receives two differential LVPECL clock signals from which it generates 5 new differential LVPECL clock outputs. Two of the output pairs regenerate the input signals frequency and phase while the other

three pairs generate 4x, phase aligned clock outputs. External PLL feedback is used to also provide zero

delay buffer performance.



FEATURES

• Fully Integrated PLL

• Intelligent Dynamic Clock Switch

• LVPECL Clock Outputs

• LVCMOS Control I/O

• 3.3V Operation

• 32-Lead LQFP Packagin

• Pin compatible with MPC9892i


View
Part Name(s) : IDT2305 IDT2305-1DC IDT2305-1DCG IDT2305-1DCGI IDT2305-1DCI IDT2305-1HDC IDT2305-1HDCI IDT2305-1PGG IDT2305-1PGGI
Description : 3.3V ZERO DELAY CLOCK BUFFER
IDT
Integrated Device Technology

The IDT2305 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.




View

Part Name(s) : MPC9893 MPC9893AE
Description : 3.3V 1:12 LVCMOS PLL Clock Generator
IDT
Integrated Device Technology

The MPC9893 is a 2.5 V and 3.3 V compatible, PLL based intelligent dynamic clock switch and generator specifically designed for redundant clock distribution systems. The device receives two LVCMOS clock signals and generates 12 phase aligned output clocks. The MPC9893 is able to detect a failing reference clock signal and to dynamically switch to a redundant clock signal. The switch from the failing clock to the redundant clock occurs without interruption of the output clock signal (output clock slews to alignment). The phase bump typically caused by a clock failure is eliminated.

Features
• 12-output LVCMOS PLL clock generator
• 2.5 V and 3.3 V compatible
• IDCS - on-chip intelligent dynamic clock switch
• Automatically detects clock failure
• Smooth output phase transition during clock failover switch
• 7.5 – 200 MHz output frequency range
• LVCMOS compatible inputs and outputs
• External feedback enables zero-delay configurations
• Supports networking, telecommunications and computer applications
• Output enable/disable and static test mode (PLL bypass)
• Low skew characteristics: maximum 50 ps output-to-output (within bank)
• 48-lead LQFP package, Pb-free
• Ambient operating temperature range of -40 to 85C
• For functional replacement use 87973

View
Part Name(s) : MPC9893 MPC9893FA
Description : Low Voltage PLL Intelligent Dynamic Clock (IDCS) Switch
Motorola
Motorola => Freescale

The MPC9893 is a 2.5V and 3.3V compatible, PLL based intelligent dynamic clock switch and generator specifically designed for redundant clock distribution systems. The device receives two LVCMOS clock signals and generates 12 phase aligned output clocks. The MPC9893 is able to detect a failing reference clock signal and to dynamically switch to a redundant clock signal. The switch from the failing clock to the redundant clock occurs without interruption of the output clock signal (output clock slews to alignment). The phase bump typically caused by a clock failure is eliminated.

Features
• 12 output LVCMOS PLL clock generator
• 2.5V and 3.3V compatible
• IDCS - on-chip intelligent dynamic clock switch
• Automatically detects clock failure
• Smooth output phase transition during clock failover switch
• 7.5 - 200 MHz output frequency range
• LVCMOS compatible inputs and outputs
• External feedback enables zero-delay configurations
• Supports networking, telecommunications and computer applications
• Output enable/disable and static test mode (PLL bypass)
• Low skew characteristics: maximum 50 ps output-to-output (within bank)
• 48 lead LQFP package
• Ambient operating temperature range of --40 to 85°C

View
Part Name(s) : MPC9449
Description : 3.3V/2.5V 1:15 PECL/LVCMOS Clock Fanout Buffer
Motorola
Motorola => Freescale

The MPC9449 is a 3.3V or 2.5V compatible, 1:15 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 200 MHz and output skews less than 200 ps the device meets the needs of the most demanding clock applications.

Features
• 15 LVCMOS compatible clock outputs
• Two selectable LVCMOS and one differential LVPECL compatible clock inputs
• Selectable output frequency divider (divide-by-one and divide-by-two)
• Maximum clock frequency of 200 MHz
• Maximum clock skew of 200 ps
• High-impedance output control
• 3.3V or 2.5V power supply
• Drives up to 30 series terminated clock lines
• Ambient temperature range –40°C to +85°C
• 52 lead LQFP packaging
• Supports clock distribution in networking, telecommunication and
   computing applications
• Pin and function compatible to MPC949

View
Part Name(s) : MPC9447 MPC9447D MPC9447FA
Description : 3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer
Motorola
Motorola => Freescale

The MPC9447 is a 3.3V or 2.5V compatible, 1:9 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 350 MHz and output skews less than 150 ps, the device meets the needs of most demanding clock applications.

Features
• 9 LVCMOS Compatible Clock Outputs
• 2 Selectable, LVCMOS Compatible Inputs
• Maximum Clock Frequency of 350 MHz
• Maximum Clock Skew of 150 ps
• Synchronous Output Stop in Logic Low State Eliminates Output Runt Pulses
• High--Impedance Output Control
• 3.3V or 2.5V Power Supply
• Drives up to 18 Series Terminated Clock Lines
• Ambient Temperature Range --40_C to +85_C
• 32 Lead LQFP Packaging
• Supports Clock Distribution in Networking, Telecommunications, and Computer Applications
• Pin and Function Compatible to MPC947

View
Part Name(s) : VSC8175
Description : 9.9-10.7Gb/s 16:1 Multiplexer and Clock Generator with High-speed Clock Outpu
Vitesse
Vitesse Semiconductor
View

1

2345678910 Next

 


한국어    日本語    русский    简体中文    español
@ 2015 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]