Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

P/N + Description + Content Search

Search Word's :

Part Name(s) : IN74HC393 IN74HC393N IN74HC393D INTE-ElectronicGRAL
Integral Corp.
Description : Dual 4-Stage Binary Ripple Counter High-Performance Silicon-Gate CMOS View

The IN74HC393 is identical in pinout to the LS/ALS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.
This device consists of two independent 4-bit Binary Ripple Counters with parallel outputs from each Counter stage. A÷256 Counter can be obtained by cascading the two Binary Counters.
Internal flip-flops are triggered by high-to-low transitions of the clock input. Reset for the Counters is asynchronous and activehigh. State changes of the Q outputs do not occur simultaneously becaue of internal Ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or as strobes except when gated with the Clock of the IN74HC393.

• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2.0 to 6.0 V
• Low Input Current: 1.0 µA
• High Noise Immunity Characteristic of CMOS Devices

Part Name(s) : IN74HC393A IN74HC393AN IN74HC393AD IKSEMICON
IK Semicon Co., Ltd
Description : Dual 4-Stage Binary Ripple Counter High-Performance Silicon-Gate CMOS View

The IN74HC393A is identical in pinout to the LS/ALS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.
This device consists of two independent 4-bit Binary Ripple Counters with parallel outputs from each Counter stage. A÷256 Counter can be obtained by cascading the two Binary Counters.
Internal flip-flops are triggered by high-to-low transitions of the clock input. Reset for the Counters is asynchronous and activehigh. State changes of the Q outputs do not occur simultaneously becaue of internal Ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or as strobes except when gated with the Clock of the IN74HC393A.

• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2.0 to 6.0 V
• Low Input Current: 1.0 µA
• High Noise Immunity Characteristic of CMOS Devices

Part Name(s) : MC74HC393ADT MC74HC393ADTEL ON-Semiconductor
ON Semiconductor
Description : Dual 4-Stage Binary Ripple Counter View

Dual 4-Stage Binary Ripple Counter High–Performance Silicon–Gate CMOS

The MC74HC393A is identical in pinout to the LS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.
This device consists of two independent 4–bit Binary Ripple Counters with parallel outputs from each Counter stage. A ÷ 256 Counter can be obtained by cascading the two Binary Counters.

• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2 to 6 V
• Low Input Current: 1 µA
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard No. 7A
• Chip Complexity: 236 FETs or 59 Equivalent Gates

Part Name(s) : MC74HC393 MC74HC393J MC74HC393N MC74HC393D ON-Semiconductor
ON Semiconductor
Description : Dual 4−Stage Binary Ripple Counter View

Dual 4−Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS

The MC54/74HC393 is identical in pinout to the LS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.
This device consists of two independent 4−bit Binary Ripple Counters with parallel outputs from each Counter stage. A ÷ 256 Counter can be obtained by cascading the two Binary Counters.

• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2 to 6 V
• Low Input Current: 1 μA
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard No. 7A
• Chip Complexity: 236 FETs or 59 Equivalent Gates


Part Name(s) : MC74HC393A MC54HC393AJ MC74HC393AD MC74HC393AN MC54HC393A MC74HC393ADT Motorola
Motorola => Freescale
Description : Dual 4-Stage Binary Ripple Counter View

Dual 4-Stage Binary Ripple Counter High–Performance Silicon–Gate CMOS

The MC54/74HC393A is identical in pinout to the LS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.
This device consists of two independent 4–bit Binary Ripple Counters with parallel outputs from each Counter stage. A ÷ 256 Counter can be obtained by cascading the two Binary Counters.

• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2 to 6 V
• Low Input Current: 1 µA
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard No. 7A
• Chip Complexity: 236 FETs or 59 Equivalent Gates

Part Name(s) : NLV74HC393ADR2G ON-Semiconductor
ON Semiconductor
Description : Dual 4-Stage Binary Ripple Counter View

Dual 4-Stage Binary Ripple Counter

High−Performance Silicon−Gate CMOS



The MC74HC393A is identical in pinout to the LS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two independent 4−bit Binary Ripple Counters with parallel outputs from each Counter stage. A ÷ 256 Counter can be obtained by cascading the two Binary Counters.

Internal flip−flops are triggered by high−to−low transitions of the clock input. Reset for the Counters is asynchronous and active−high.

State changes of the Q outputs do not occur simultaneously because of internal Ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or as strobes except when gated with the Clock of the HC393A.



Features

• Output Drive Capability: 10 LSTTL Loads

• Outputs Directly Interface to CMOS, NMOS, and TTL

• Operating Voltage Range: 2.0 to 6.0 V

• Low Input Current: 1 μA

• High Noise Immunity Characteristic of CMOS Devices

• In Compliance with the JEDEC Standard No. 7 A Requirements

• Chip Complexity: 236 FETs or 59 Equivalent Gates

• NLV Prefix for Automotive and Other Applications Requiring

   Unique Site and Control Change Requirements; AEC−Q100

   Qualified and PPAP Capable

• These Devices are Pb−Free, Halogen Free and are RoHS Compliant



 


Part Name(s) : CD4060BD CD4060BH TI
Texas Instruments
Description : CMOS 14-Stage Ripple-Carry Binary Counter/Divider and Osclllator View

CMOS 14-Stage Ripple-Carry Binary Counter/Divider and Osclllator

High-Voltage Types (20-Volt Rating)

Part Name(s) : MC54HC390 MC54HC390J MC74HC390 MC74HC390D MC74HC390N ONSEMI
ON Semiconductor
Description : Dual 4-Stage Binary Ripple Counter with ÷2 and ÷5 Sections View

Dual 4-Stage Binary Ripple Counter with ÷2 and ÷5 Sections

High–Performance Silicon–Gate CMOS



The MC54/74HC390 is identical in pinout to the LS390. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two independent 4–bit Counters, each composed of a divide–by–two and a divide–by–five section. The divide–by–two and divide–by–five Counters have separate clock inputs, and can be cascaded to implement various combinations of ÷ 2 and/or ÷ 5 up to a ÷ 100 Counter.

Flip–flops internal to the Counters are triggered by high–to–low transitions of the clock input. A separate, asynchronous reset is provided for each 4–bit Counter. State changes of the Q outputs do not occur simultaneously because of internal Ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or strobes except when gated with the Clock of the HC390.



• Output Drive Capability: 10 LSTTL Loads

• Outputs Directly Interface to CMOS, NMOS, and TTL

• Operating Voltage Range: 2 to 6 V

• Low Input Current: 1 µA

• High Noise Immunity Characteristic of CMOS Devices

• In Compliance with the Requirements Defined by JEDEC Standard No 7A

• Chip Complexity: 244 FETs or 61 Equivalent Gates



 


Part Name(s) : MC54HC390 MC54HC390J MC74HC390 MC74HC390D MC74HC390N ON-Semiconductor
ON Semiconductor
Description : Dual 4-Stage Binary Ripple Counter with ÷2 and ÷5 Sections View

Dual 4-Stage Binary Ripple Counter with ÷2 and ÷5 Sections

High–Performance Silicon–Gate CMOS



The MC54/74HC390 is identical in pinout to the LS390. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two independent 4–bit Counters, each composed of a divide–by–two and a divide–by–five section. The divide–by–two and divide–by–five Counters have separate clock inputs, and can be cascaded to implement various combinations of ÷ 2 and/or ÷ 5 up to a ÷ 100 Counter.

Flip–flops internal to the Counters are triggered by high–to–low transitions of the clock input. A separate, asynchronous reset is provided for each 4–bit Counter. State changes of the Q outputs do not occur simultaneously because of internal Ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or strobes except when gated with the Clock of the HC390.



• Output Drive Capability: 10 LSTTL Loads

• Outputs Directly Interface to CMOS, NMOS, and TTL

• Operating Voltage Range: 2 to 6 V

• Low Input Current: 1 µA

• High Noise Immunity Characteristic of CMOS Devices

• In Compliance with the Requirements Defined by JEDEC Standard No 7A

• Chip Complexity: 244 FETs or 61 Equivalent Gates



 


12345678910 Next



All Rights Reserved© datasheetq.com 2015 - 2020  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]