P/N + Description + Content Search

Dual JK Negative Edge-Triggered Flip-Flop

Dual JK Negative Edge-Triggered Flip-Flop LOW POWER SCHOTTKY

The SN54/74LS107A is a Dual JK Flip-Flop with indiviDual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOWtransition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW. The SN54 /74LS107A is the same as the SN54/74LS73A but has corner power pins.

Dual JK Negative Edge-Triggered Flip-Flop

The MC74AC113/74ACT113 consists of two high-speed completely independent transition clocked JK Flip-Flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D Flip-Flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.

Asynchronous Inputs:
   LOW input to SD (Set) sets Q to HIGH level
   Set is independent of clock
• Outputs Source/Sink 24 mA
• ′ACT113 Has TTL Compatible Inputs

Dual JK POSITIVE Edge-Triggered Flip-Flop LOW POWER SCHOTTKY

The SN54/74LS109A consists of two high speed completely independent transition clocked JK Flip-Flops. The clocking operation is independent of rise andfall times of the clock waveform. The JKdesignallows operation as a D Flip-Flop by simply connecting the J and Kpins together.

Dual JK Negative Edge-Triggered Flip-Flop

TheSN54LS/74LS73A offers indiviDual J, K, clear, and clock inputs.These DualFlip-Flops aredesigned so that when the clock goes HIGH, the inputs are enabledand data will be accepted. The logic level of the J and K inputs may beallowed to change when the clock pulse is HIGH and the bistable will performaccording to the truth table as long as minimum set-up times are observed.Input data is transferred to the outputs on the Negative-going edge of the clock pulse.

Dual JK Positive Edge-Triggered Flip-Flop

Dual JK POSITIVE Edge-Triggered Flip-Flop LOW POWER SCHOTTKY

The SN54/74LS109A consists of two high speed completely independent transition clocked JKFlip-Flops. The clocking operation is independent of rise andfall times of the clock waveform. The JKdesignallows operation as a D Flip-Flop by simply connecting the J and Kpins together.

The MC74F112 contains two independent, high-speed JK Flip-Flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the Flip-Flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on SD or CD prevents clocking and forces Q or Q HIGH, respectively. Simultaneous LOW signals on SD and CD force both Q and Q HIGH.

DESCRIPTION

The 74ALS112A, Dual Negative Edge-Triggered JK-type Flip-Flop features indiviDual J, K, clock (CPn), set (SD), and reset (RD) inputs, true (Qn) and complementary (Qn) outputs.

The SD and RD inputs, when Low, set or reset the outputs as shown in the function table regardless of the level at the other inputs.