Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

P/N + Description + Content Search

Search Word's :
Part Name(s) : MTV512MV MTV512M
Myson
Myson Century Inc
Description : 8051 embedded Monitor Controller 64K Flash Type

GENERAL DESCRIPTIONS
The MTV512M micro-controller is an 8051 CPU core embedded device especially tailored for flat panel display applications. It includes an 8051 CPU core, 768-byte SRAM, 4 channels of 6-bit ADC, 3 external counters/timers, 6 channels of PWM DAC, VESA DDC interface, and a 64K-byte internal program Flash-ROM memory in 44-pin PLCC package.

FEATURES
8051 core, 12MHz operating frequency with single/double CPU clock option
• 0.35um process; 3.3V power supply
• 768-byte RAM; 64K-byte program Flash memory
• Maximum 6 channels of PWM DAC
• Compliant with VESA DDC1/2B/2Bi/2B+ standard
• Dual slave IIC addresses; two H/W auto transfer DDC1/DDC2x data for both D-sub and DVI interfaces
• Watchdog timer with programmable interval
• Support external counters/timers, 1 & 2
• Single/double frequency clock output
• Two external interrupts, INT1 is shared with Slave IIC interrupt source.
• Maximum 4 channels of 6-bit ADC
• Flash-ROM code protection selection
• 44-pin PLCC package

Description : Keyboard and embedded Controller for Notebook PC

Description
The MEC1310 is a 128-pin 3.3V LPC-based ACPI 2.0 and PC99/PC2001 compliant Notebook I/O Controller. See FIGURE 1: MEC1310 Block Diagram on page 4. The MEC1310 incorporates a high-performance 8051-based keyboard and system controller with internal embedded 64K SRAM; a 1K byte Boot ROM, and 64-bytes battery backed registers. The embedded 64K SRAM is loaded via HOST/8051 SPI Memory Interface. The HOST/8051 SPI Memory Interface can be configured in Switched SPI Flash Configuration or Parallel Shared SPI Flash Configuration.
The MEC1310 has four PS/2 ports; an 16C550A-compatible 2 pin UART for Debug Port; three 8584-style I2C/SMBus controllers with two selectable ports per controller; a Serial IRQ peripheral agent interface; three ACPI embedded Controller Interface; General Purpose I/O pins and seven General Purpose Outputs; four independently programmable pulse width modulators; dual fan control through The implementation of two fan tachometer input pins, RPM-PWM block with one tachometer input and one PWM output; hardware monitoring of a PWM input and maskable hardware wake up events; one BC-Link Combined High Speed/Low Speed Bus Master Controller; 5 channel Analog to Digital Converter.
The MEC1310 has two separate power planes to provide “instant on” and system power management functions. Additionally, The MEC1310 incorporates sophisticated power control circuitry (PCC). The PCC supports multiple low power down modes. Wake-up events and ACPI-related functions are supported through The SCI Interface.

Product Features
• 3.3V Operation with 5V Tolerant Buffers on PS/2 pins
• ACPI 1.0/2.0 PC99/PC2001 Compliant
• LPC Interface with Clock Run Support
   - Supports LPC Bus frequencies of 19.2MHz to 33MHz
   - Serial IRQ Interface Compatible with Serialized IRQ Support for PCI Systems
   - 15 Direct IRQs
   - ACPI SCI Interface
   - nSMI output and supporting PM registers
   - Shadowed write only registers
• Internal 64K SRAM in MEC1310
   - Loaded at VCC1 power from The HOST/8051 SPI Memory Interface
   - Provides 64KB of 8051 program space
   - 32k-Byte region shared with 8051data space
• HOST/8051 SPI Memory Interface
   - 3-pin Full Duplex serial communication interface.
   - One Chip Select Pins
   - Fully 8051 Controlled
   - Hardware Support for two SPI Flash Configu rations:
      – Switched SPI Flash Configuration
      – Parallel Shared SPI Flash Configuration
      – Debug Programming Interface
• Two Power Planes
   - Low Standby Current in Sleep Mode
• Three ACPI embedded Controller Interface
• Configuration Register Set Compatible with ISA Plug-and-Play Standard (Version 1.0a)
• High-Performance embedded 8051 Keyboard and System Controller
   - Provides System Power Management
   - System Watch Dog Timer (WDT)
   - 8042 Style Host Interface
   - Supports Interrupt and Polling Access
   - 1024 Boot /ROM
   - 256 Bytes Data RAM
   - On-Chip Memory-Mapped Control Registers
   - Access to VCC0 Backed Registers
   - Up to 18x8 Keyboard Scan Matrix
   - Two 16-Bit Timer/Counters
   - Integrated Full-Duplex Serial Port Interface
   - Seventy-Three 8051 Interrupt Sources
   - Thirty-Two 8-Bit, Host/8051 Mailbox Registers
   - Sixty-Four Maskable Hardware Wake-Up Events
   - Fast GATEA20
   - Fast CPU_RESET
   - Multiple Clock Sources and Operating Fre quencies
   - IDLE and SLEEP Modes
   - Trace FIFO Debug Port
• Accurate Fail-Safe Ring Oscillator
   - Single Clock source for most 8051 and SIO functions
   - Provides 2% frequency accuracy
   - Lock Bit provides status
   - 32.768KHz-input clock
   – Single ended input
   – Compatible with south bridge SUSCLK/ RSMRST# gating rules
   – replacement 32K distribution available when RSMRST# is asserted
   – Very low power state with only external 32K clock distributed
• Integrated Standby Power Reset Generator
   - VCC1_RST# open drain output
   - Accepts External driven Reset
• VCC0 Backed Resources
   - 64 Byte VCC0 Backed Registers
   - VCC0 Backed Status Register
• Three 8584-Style I2C/SMBus Controllers
   - 8051 Controlled Logic Allows I2C/SMBus Master or Slave Operation
   - I2C/SMBus Controllers are Fully Operational on Standby Power
   - Two Controllers with 2 Sets of Dedicated Pins per I2C/SMBus Controller
   - One Controller with one Set of Dedicated Pins per I2C/SMBus Controller
• Four independent Hardware Driven PS/2 Ports
   - GPIO signal function associated with each pin
• PECI Interface 2.0  (Continue....)

Myson
Myson Century Inc
Description : 8051 embedded Monitor Controller Flash Type with ISP

GENERAL DESCRIPTIONS

The  MTV312M  micro-controller  is  an  8051  CPU  core  embedded  device  especially  tailored  for  CRT/LCD Monitor applications. It includes an 8051 CPU core, 1024-byte SRAM, 14 built-in PWM DACs, VESA DDC interface, 4-channel A/D converter, and a 64K-byte internal program Flash-ROM.



FEATURES

· 8051 core, 12MHz operating frequency with double CPU clock option

· 0.35uM process; 5V/3.3V power supply and I/O; 3.3V core operating

· 1024-byte RAM; 64K-byte program Flash-ROM support In System Programming (ISP)

· Maximum 14 channels of PWM DAC

· Maximum 31 I/O pins

· SYNC processor for composite separation/insertion, H/V polarity/frequency check and polarity adjustment

· Built-in low power reset circuit

· Built-in self-test pattern generator with four free-running timings

· Compliant with VESA DDC1/2B/2Bi/2B+ standard

· Dual slave IIC addresses; H/W auto transfer DDC1/DDC2x data

· Single master IIC interface for internal device communication

· Maximum 4-channel 6-bit ADC

· Watchdog timer with programmable interval

· Flash-ROM program code protection selection

· 40-pin DIP, 42-pin SDIP or 44-pin PLCC package


Description : 8051 embedded Monitor Controller Flash Type with ISP

[MYSON TECHNOLOGY]



GENERAL DESCRIPTIONS

The  MTV312M  micro-controller  is  an  8051  CPU  core  embedded  device  especially  tailored  for  CRT/LCD Monitor applications. It includes an 8051 CPU core, 1024-byte SRAM, 14 built-in PWM DACs, VESA DDC interface, 4-channel A/D converter, and a 64K-byte internal program Flash-ROM.



FEATURES

· 8051 core, 12MHz operating frequency with double CPU clock option

· 0.35uM process; 5V/3.3V power supply and I/O; 3.3V core operating

· 1024-byte RAM; 64K-byte program Flash-ROM support In System Programming (ISP)

· Maximum 14 channels of PWM DAC

· Maximum 31 I/O pins

· SYNC processor for composite separation/insertion, H/V polarity/frequency check and polarity adjustment

· Built-in low power reset circuit

· Built-in self-test pattern generator with four free-running timings

· Compliant with VESA DDC1/2B/2Bi/2B+ standard

· Dual slave IIC addresses; H/W auto transfer DDC1/DDC2x data

· Single master IIC interface for internal device communication

· Maximum 4-channel 6-bit ADC

· Watchdog timer with programmable interval

· Flash-ROM program code protection selection

· 40-pin DIP, 42-pin SDIP or 44-pin PLCC package


SMSC
SMSC -> Microchip
Description : Legacy-Free Keyboard/embedded Controller with SPI and LPC Docking Interface

General Description
The LPC47N350 is a highly integrated LPC-based ACPI 2.0 and PC2001 compliant Keyboard, System, and Power Management Controller for Notebook PC Applications. See Figure 1.1.
The LPC47N350 incorporates a high-performance 8051-based keyboard and system controller with internal 64k byte Flash ROM; a hot-plug Docking LPC port; a Serial Peripheral Interface (SPI), four PS/2 ports; a real-time clock; a 16C550A-compatible 2 pin UART for Debug Port; two 8584-style I2C/SMBus controllers with two selectable ports per controller; a Serial IRQ peripheral agent interface; an ACPI embedded Controller Interface; forty-one General Purpose I/O pins; four independently programmable pulse width modulators; dual fan control through The implementation of two fan tachometer input pins; and maskable hardware wake-up events.

Product Features
■ 3.3V Operation with 5V Tolerant Buffers
■ ACPI 2.0 PC2001 Compliant
■ LPC Interface with Clock Run Support
   — Decode I/O, Memory, and FWH cycles
   — Serial IRQ Interface Compatible with Serialized IRQ Support for PCI Systems
   — 15 Direct IRQs
   — ACPI SCI Interface
   — nSMI output and supporting PM registers
   — Shadowed write only registers
■ LPC Switching
   — Hot Plug LPC Docking Interface
   — Secondary Switchable LPC interface (3.3V only)
■ Internal 64K Flash ROM
   — Programmed From Direct Parallel Interface, 8051, or LPC Host
   — 2k-Byte Lockable Boot Block
   — Can be Programed Without 8051 Intervention
■ Three Power Planes
   — Low Standby Current in Sleep Mode
■ ACPI embedded Controller Interface
■ Configuration Register Set Compatible with ISA Plugand-Play Standard (Version 1.0a)
■ High-Performance embedded 8051 Keyboard and System Controller
   — Provides System Power Management
   — System Watch Dog Timer (WDT)
   — 8042 Style Host Interface
   — Supports Interrupt and Polling Access
   — 512 Bytes Executable RAM
   — 512 Bytes Data RAM
   — On-Chip Memory-Mapped Control Registers
   — Access to RTC and CMOS Registers
   — Up to 16x8 Keyboard Scan Matrix
   — Two-16 Bit Timer/Counters
   — Integrated Full-Duplex Serial Port Interface
   — Eleven 8051 Interrupt Sources
   — Thirty-Two 8-Bit, Host/8051 Mailbox Registers
   — Thirty-Two Maskable Hardware Wake-Up Events
   — Fast GATEA20
   — Fast CPU_RESET
   — Multiple Clock Sources and Operating Frequencies
   — IDLE and SLEEP Modes
   — Fail-Safe Ring Oscillator
■ Real-Time Clock
   — MC146818 and DS1287 Compatible
   — 256 Bytes of Battery Backed CMOS in Two 128-Byte Banks
   — 128 Bytes of CMOS RAM Lockable in 4x32-Byte Blocks
   — 12- and 24-Hour Time Format
   — Binary and BCD Format
   — <2µA Standby Current (typ)
■ Two 8584-Style I2C/SMBus Controllers
   — 8051 Controlled Logic Allows I2C/SMBus Master or Slave Operation
   — I2C/SMBus Controllers are Fully Operational on Standby Power
   — 2 Sets of Dedicated Pins per I2C/SMBus Controller
■ Serial Peripheral Interface (SPI)
■ Four independent Hardware Driven PS/2 Ports
■ 41 General Purpose I/O Pins
   — 25 Maskable Hardware Wake-Event Capable
   — 6 Programmable Open-Drain/Push-Pull Outputs
■ Four Programmable Pulse-Width Modulator Outputs
   — Independent Clock Rates
   — 6-Bit Duty Cycle Granularity
   — Operational in both Full on and Standby modes
■ Dual Fan Tachometer Inputs
■ Debug Port (UART)
   — High-Speed 16550A-Compatible UART with 16-Byte Send/Receive FIFOs
   — Programmable Baud Rate Generator
   — Relocatable to 480 Different Base I/O Addresses
   — 15 IRQ Options
■ XNOR-Chain Test Mode
■ 128-Pin QFP and VTQFP Package

Part Name(s) : S3C830A S3P830A
Samsung
Samsung
Description : 8-Bit CMOS microcontroller

PRODUCT OVERVIEW
S3C8-SERIES microcontrollerS
Samsungs S3C8 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Among The major CPU features are:

   — Efficient register-oriented architecture
   — Selectable CPU clock sources
   — Idle and Stop power-down mode release by interrupt
   — Built-in basic timer with watchdog function
  
A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned to specific interrupt levels.

S3C830A microcontroller
The S3C830A single-chip microcontroller are fabricated using The highly advanced CMOS process. Its design is based on The powerful SAM88RC CPU core. Stop and idle (power-down) modes were implemented to reduce power consumption.
The S3C830A is a microcontroller with a 48K-byte mask-programmable ROM embedded.
The S3P830A is a microcontroller with a 48K-byte one-time-programmable ROM embedded.
Using The SAM88RC modular design approach, The following peripherals were integrated with The SAM88RC CPU core:
   — Large number of programable I/O ports (Total 72 pins)
   — PLL frequency synThesizer
   — 16-bits intermediate frequency counter
   — Two synchronous SIO modules
   — Two 8-bit timer/counters
   — One 16-bit timer/counter
   — Low voltage reset
   — A/D converter with 4 selectable input pins
  
OTP
The S3C830A microcontroller is also available in OTP (One Time Programmable) version, S3P830A.
The S3P830A microcontroller has an on-chip 48K-byte one-time-programmable EPROM instead of masked ROM. The S3P830A is comparable to S3C830A, both in function and in pin configuration.

FEATURES
CPU
   • SAM88RC CPU core
Memory
   • 2064-byte internal register file (including LCD display RAM)
   • 48K-byte internal program memory area
Instruction Set
   • 78 instructions
   • Idle and Stop instructions
72 I/O Pins
   • 32 normal I/O pins
   • 40 pins sharing with LCD segment signals
Interrupts
   • 8 interrupt levels and 17 internal sources
   • Fast interrupt processing feature
8-Bit Basic Timer
   • Watchdog timer function
   • 4 kinds of clock source
Timer/Counter 0
   • Programmable 8-bit internal timer
   • External event counter function
   • PWM and capture function
Timer/Counter 1
   • Programmable 8-bit interval timer
   • External event counter function
Timer/Counter 2
   • Programmable 16-bit interval timer
   • External event counter function
Watch Timer
   • Interval Time: 50ms, 0.5s, 1.0s at 4.5 MHz
   • 1/1.5/3/6 kHz buzzer output selectable
Analog to Digital Converter
   • 4-channel analog input
   • 8-bit conversion resolution

Two 8-bit Serial I/O Interface
   • 8-bit transmit/receive mode
   • 8-bit receive mode
   • Selectable baud rate or external clock source
PLL Frequency SynThesizer
   • VIN level: 300mVpp (minimum)
   • AMVCO range: 0.5 MHz–30 MHz
   • FMVCO range: 30 MHz–150 MHz
16-Bit Intermediate Frequency (IF) Counter
   • VIN level: 300mVpp (minimum)
   • AMIF range: 100 kHz–1 MHz
   • FMIF range: 5 MHz–15 MHz
LCD Controller/Driver
   • 40 segments and 4 common terminals
   • 4/3/2 common and static selectable
   • Internal or external resistor circuit for LCD bias
Low Voltage Reset (LVR)
   • Low voltage check to make system reset
   • VLVR: 3.5 V (typical)
Two Power-Down Modes
   • Idle mode: only CPU clock stops
   • Stop mode: system clock and CPU clock stop
Oscillation Source
   • Crystal or ceramic for system clock (fx)
Instruction Execution Time
   • 890 ns at 4.5 MHz (minimum)
Operating Temperature Range
   • –25 °C to +85 °C
Operating Voltage Range
   • 3.0 V to 5.5 V at 0.4 MHz–4.5 MHz
   • 4.5 V to 5.5 V in PLL/IFC block
Package Type
   • 100-pin QFP package

Myson
Myson Century Inc
Description : 8051 embedded Monitor Controller Flash Type with ISP

GENERAL DESCRIPTIONS

The MTV212M64i micro-controller is an 8051 CPU core embedded device especially tailored to Monitor applications. It includes an 8051 CPU core, 1024-byte SRAM, SYNC processor, 14 built-in PWM DACs, VESA DDC interface, 4-channel A/D converter and a 64K-byte internal program Flash-ROM.



FEATURES

· 8051 core, 12MHz operating frequency.

· 1024-byte RAM; 64K-byte program Flash-ROM support In System Programming(ISP).

· Maximum 14 channels of 5V open-drain PWM DAC.

· Maximum 32 bi-directional I/O pins.

· SYNC processor for composite separation/insertion, H/V polarity/frequency check, polarity adjustment and programmable clamp pulse output.

· Built-in self-test pattern generator with four free-running timings.

· Built-in low power reset circuit.

· Compliant with VESA DDC1/2B/2Bi/2B+ standard.

· Dual slave IIC addresses.

· Single master IIC interface for internal device communication.

· 4-channel 6-bit ADC.

· Watchdog timer with programmable intervals.

· 40-pin DIP, 42-pin SDIP or 44-pin PLCC package.



 


Myson
Myson Century Inc
Description : 8051 embedded LCD Monitor Controller with Flash OSD

GENERAL DESCRIPTIONS

The MTV230M micro-controller is an 8051 CPU core embedded device specially tailored to LCD Monitor applications. It includes an 8051 CPU core, 1024-byte SRAM, OSD controller, 4 built-in PWM DACs, VESA DDC interface, 4-channel A/D converter, a 64K-byte internal program Flash-ROM and a 9K-word internal OSD character Flash-ROM.



FEATURES

· 8051 core, 12MHz operating frequency with double CPU clock option, 3.3V power supply.

· 1024-byte RAM, 64K-byte program Flash-ROM.

· Maximum 4 channels of 5V open-drain PWM DAC.

· Maximum 32 bi-directional I/O pins.

· SYNC processor for composite separation/insertion, H/V polarity/frequency check and polarity adjustment.

· Built-in low power reset circuit.

· Compliant with VESA DDC2B/2Bi/2B+ standard.

· Dual slave IIC addresses.

· Single master IIC interface for internal device communication.

· Maximum 4-channel 6-bit ADC.

· Watchdog timer with programmable interval.

· OSD controller features:

   . Full-screen display consists of 15 (rows) by 30 (columns) characters.

   . Programmable OSD menu positioning for display screen center.

   . 512 Flash-ROM fonts, with 12x18 dot matrix, including 480 standard fonts and 32 multi-color fonts.

   . Character (per row) and window intensity control.

   . Character bordering, shadowing and blinking effect.

   . Character height control (18 to 71 lines), double height and/or width control.

   . 4 programmable windows with multi-level operation and programmable shadowing width/height/color.

· In System Programming function (ISP).

· 42-pin SDIP or 44-pin PLCC/QFP package.



 


Myson
Myson Century Inc
Description : 8051 embedded USB/PS2 Keyboard/Mouse Controller

GENERAL DESCRIPTIONS
The MTP805 micro-controller is an 8051 CPU core embedded device specially tailored to USB/PS2 Keyboard/Mouse applications. It includes an 8051 CPU core, 256-byte SRAM, Low Speed USB Interface and an 8K-byte internal program Flash-ROM.

FEATURES
8051 core, 6MHz operating frequency.
• 256-byte RAM, 8K-byte program Flash-ROM.
• Compliant with Low Speed USB Spec.1.1 including 3 Endpoints: one is Control endpoint (8-byte IN & 8-byte OUT FIFOs), The oTher two are Interrupt endpoints (8-byte IN FIFOs).
• Built-in 3.3V regulator for USB Interface.
• Suspend / Resume operation.
• Idle and Power down mode wake-up by interrupt.
• 8 dedicated Key scan input pins and 18/19 Key scan output pins.
• Built-in low power reset circuit and Watchdog timer.
• PS2 compatible mouse interface.
• PS2 compatible keyboard interface share with USB interface.
CPU clock can be double by S/W setting.
• 40-pin DIP, 42-pin SDIP or 44-pin PLCC package.

ETC
Unspecified
Description : 8051 embedded USB/PS2 Keyboard/Mouse Controller

[MYSON TECHNOLOGY]

GENERAL DESCRIPTIONS
The MTP805 micro-controller is an 8051 CPU core embedded device specially tailored to USB/PS2 Keyboard/Mouse applications. It includes an 8051 CPU core, 256-byte SRAM, Low Speed USB Interface and an 8K-byte internal program Flash-ROM.

FEATURES
8051 core, 6MHz operating frequency.
• 256-byte RAM, 8K-byte program Flash-ROM.
• Compliant with Low Speed USB Spec.1.1 including 3 Endpoints: one is Control endpoint (8-byte IN & 8-byte OUT FIFOs), The oTher two are Interrupt endpoints (8-byte IN FIFOs).
• Built-in 3.3V regulator for USB Interface.
• Suspend / Resume operation.
• Idle and Power down mode wake-up by interrupt.
• 8 dedicated Key scan input pins and 18/19 Key scan output pins.
• Built-in low power reset circuit and Watchdog timer.
• PS2 compatible mouse interface.
• PS2 compatible keyboard interface share with USB interface.
CPU clock can be double by S/W setting.
• 40-pin DIP, 42-pin SDIP or 44-pin PLCC package.

12345678910 Next



All Rights Reserved© datasheetq.com  [Privacy Policy ] [ Request Datasheet] [Contact Us]