datasheetQ language:

74ACT109

  

Datasheet

Match, Like 74ACT109
Start with 74ACT109* 74ACT109C* 74ACT109M* 74ACT109P* 74ACT109S*
End *C74ACT109 *N74ACT109 *D74ACT109 *V74ACT109
Included *N74ACT109* *C74ACT109* *D74ACT109*

View Details

Manufacturer Part no Description View
TI
TITI
74ACT109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

description/ordering information
The ’ACT109 devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not


other parts : 54ACT109 CD54ACT109 CD54ACT109F3A CD74ACT109 CD74ACT109E CD74ACT109EE4 CD74ACT109M CD74ACT109M96 CD74ACT109M96E4 CD74ACT109M96G4 
Motorola
MotorolaMotorola
74ACT109 Dual JK positive edge-triggered flip-flop

The MC74AC109/74ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level
LOW input to CD (Clear) sets Q to LOW level
Clear and Set are independent of


other parts : 74AC109 MC74AC109 MC74AC109D MC74AC109N MC74ACT109 MC74ACT109D MC74ACT109N 
ON-Semiconductor
ON-SemiconductorON-Semiconductor
74ACT109 Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level
LOW input to CD (Clear) sets Q to LOW level
Clear and Set are


other parts : 74AC109 MC74AC109 MC74AC109D MC74AC109DR2 MC74AC109DT MC74AC109DTR2 MC74AC109M MC74AC109MEL MC74AC109N MC74ACT109 
Fairchild
FairchildFairchild
74ACT109 Dual JK Positive Edge-Triggered Flip-Flop

General Description
The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together.

Features
■ ICC reduced by 50%
■ Outputs source/sink 24 mA
■ ACT109 has TTL-compatible inputs


other parts : 74AC109 74AC109MTC 74AC109MTCX 74AC109PC 74AC109PCX 74AC109SC 74AC109SCX 74AC109SJ 74AC109SJX 74ACT109CW 
Fairchild
FairchildFairchild
74ACT109CW Dual JK Positive Edge-Triggered Flip-Flop

General Description
The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together.

Features
■ ICC reduced by 50%
■ Outputs source/sink 24 mA
■ ACT109 has TTL-compatible inputs


other parts : 74AC109 74AC109MTC 74AC109MTCX 74AC109PC 74AC109PCX 74AC109SC 74AC109SCX 74AC109SJ 74AC109SJX 74ACT109 
Fairchild
FairchildFairchild
74ACT109SC Dual JK Positive Edge-Triggered Flip-Flop

General Description
The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together.

Features
■ ICC reduced by 50%
■ Outputs source/sink 24 mA
■ ACT109 has TTL-compatible inputs


other parts : 74AC109 74AC109MTC 74AC109MTCX 74AC109PC 74AC109PCX 74AC109SC 74AC109SCX 74AC109SJ 74AC109SJX 74ACT109 
Fairchild
FairchildFairchild
74ACT109PC Dual JK Positive Edge-Triggered Flip-Flop

General Description
The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together.

Features
■ ICC reduced by 50%
■ Outputs source/sink 24 mA
■ ACT109 has TTL-compatible inputs


other parts : 74AC109 74AC109MTC 74AC109MTCX 74AC109PC 74AC109PCX 74AC109SC 74AC109SCX 74AC109SJ 74AC109SJX 74ACT109 
Fairchild
FairchildFairchild
74ACT109MTC Dual JK Positive Edge-Triggered Flip-Flop

General Description
The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together.

Features
■ ICC reduced by 50%
■ Outputs source/sink 24 mA
■ ACT109 has TTL-compatible inputs


other parts : 74AC109 74AC109MTC 74AC109MTCX 74AC109PC 74AC109PCX 74AC109SC 74AC109SCX 74AC109SJ 74AC109SJX 74ACT109 
Fairchild
FairchildFairchild
74ACT109SCX Dual JK Positive Edge-Triggered Flip-Flop

General Description
The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together.

Features
■ ICC reduced by 50%
■ Outputs source/sink 24 mA
■ ACT109 has TTL-compatible inputs


other parts : 74AC109 74AC109MTC 74AC109MTCX 74AC109PC 74AC109PCX 74AC109SC 74AC109SCX 74AC109SJ 74AC109SJX 74ACT109 
Fairchild
FairchildFairchild
74ACT109PCX Dual JK Positive Edge-Triggered Flip-Flop

General Description
The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together.

Features
■ ICC reduced by 50%
■ Outputs source/sink 24 mA
■ ACT109 has TTL-compatible inputs


other parts : 74AC109 74AC109MTC 74AC109MTCX 74AC109PC 74AC109PCX 74AC109SC 74AC109SCX 74AC109SJ 74AC109SJX 74ACT109 

1

2


Key Word
System  Voltage  Analog  Audio  Axial  Battery  Bipolar  Bridge  Camera  Chip  Clock  Color  Connector  Control  Controller  Converter  Counter  Crystal  Decoder  Digital 

Sitemap Index

0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z 
74  1N  1PS  1SS  1SV  2N  2P  2SA  2SC  2SC3  2SC4  2SD  2SJ  2SK  2W  3N  4N  54AB  54AC  54ACT  54F  54LS  6N  74ABT  74AC  74ACQ  74ACT  74ACTQ  74AHC  74ALV  74ALVCH  74F  74FR  74HC  74HCT  74LCX  74LCXH  74LV  74LVQ  74LVT  74LVX  74V  74VC  74VHC  74VHCT  ACE  AD  AD2  AD3  AD4  AD8  AD9  ADC  ADD  ADE  ADF  ADM  ADP  ADR  ADV  AM  BA  BAT  BC  BCP  BCW  BCX  BD  BDW  BDX  BF  BTA  BTB  BU  BUZ  BY  BZW  BZX  CA  CB  CD  CNX  CS  CX  CXA  DAC  DBF  DM  DM74ALS  DM74AS  DM74LS  DM74S  ES  FAN  FC  FDC  FDD  FDG  FDN  FDS  FDT  FDZ  FFA  FFP  FGB  FIN  FJV  FM  FMB  FP  FQA  FQD  FQP  FSB  FST  FW  GMA  GS  HCF  HCPL  HLMP  HMA  HUFA  ILC  IRF  IRFP  IRFW  IRL  ISL  KA  KA4  KA7  KBL  KD  KDR  KDV  KF  KFM  KIA  KIA78  KIA79  KIC  KM  KRA  KRC  KRX  KSB  KSD  KSE  KSR  KTA  KTB  KTD  KTX  L78  L79  LA  LA5  LB  LC  LC7  LC78  LD  LF  LK  LM  LM3  LM4  LS  M27  M4  M74  M74HC4  M74HCT  M93  MC  MC14  MC33  MC34  MC74  MC78  MC79  MCR  MDA  MJ  MJE  ML  MMBD  MMBTH  MMSF  MOC  MSA  MTB  MTV  MV  NB  NE  NZT  OP  PD  PZT  QV  RIVA  SA  SB  SD  SFR  SI  SL  SM  SMB  SMP  SN74  SPI  SS  ST  ST24  ST6  ST9  STA  STB7  STD  STE  STK  STP  STP6N  STPR  STQ  STU  STX  TA  TC  TD  TDA  TDE  TEA  TIP  TL  TLP  TMP  TS  TS27L  TS27M  TS4  TS6  TS9  TSA  TYN  UA  UC  UF  ULN  VNH 

Language : [ English ] [ 한국어 ] [ 日本語 ] [ русский ] [ 简体中文 ] [ español ]
@ 2015 - 2017  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]