Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site

ATMEGA128

  

Datasheet

Match, Like ATMEGA128 ATMEGA1280 ATMEGA1281 ATMEGA1284 ATMEGA128A ATMEGA128L
Start with ATMEGA128-* ATMEGA1280* ATMEGA1281* ATMEGA1284* ATMEGA128A* ATMEGA128L*
End N/A
Included N/A
View Details    
ATMEGA128 [8-bit Microcontroller with 128K Bytes In-System Programmable Flash ]

other parts : ATEMGA128  ATEMGA128L  ATMEGA128L  ATMEGA128L-8MC  ATMEGA128L-8AI  ATMEGA128L-8AC  ATMEGA128-16MC  ATMEGA128-16AI  ATMEGA128-16AC  ATEMGA128-16AI 

Atmel
Atmel Corporation

Overview
The ATmega128 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.
The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

Features
• High-performance, Low-power AVR® 8-bit Microcontroller
• Advanced RISC Architecture
   – 133 Powerful Instructions – Most Single Clock Cycle Execution
   – 32 x 8 General Purpose Working Registers + Peripheral Control Registers
   – Fully Static Operation
   – Up to 16 MIPS Throughput at 16 MHz
   – On-chip 2-cycle Multiplier
• Nonvolatile Program and Data Memories
   – 128K Bytes of In-System Reprogrammable Flash
      Endurance: 10,000 Write/Erase Cycles
   – Optional Boot Code Section with Independent Lock Bits
      In-System Programming by On-chip Boot Program
      True Read-While-Write Operation
   – 4K Bytes EEPROM
      Endurance: 100,000 Write/Erase Cycles
   – 4K Bytes Internal SRAM
   – Up to 64K Bytes Optional External Memory Space
   – Programming Lock for Software Security
   – SPI Interface for In-System Programming
• JTAG (IEEE std. 1149.1 Compliant) Interface
   – Boundary-scan Capabilities According to the JTAG Standard
   – Extensive On-chip Debug Support
   – Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface
• Peripheral Features
   – Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
   – Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and
      Capture Mode
   – Real Time Counter with Separate Oscillator
   – Two 8-bit PWM Channels
   – 6 PWM Channels with Programmable Resolution from 2 to 16 Bits
   – Output Compare Modulator
   – 8-channel, 10-bit ADC
      8 Single-ended Channels
      7 Differential Channels
      2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
   – Byte-oriented Two-wire Serial Interface
   – Dual Programmable Serial USARTs
   – Master/Slave SPI Serial Interface
   – Programmable Watchdog Timer with On-chip Oscillator
   – On-chip Analog Comparator
• Special Microcontroller Features
   – Power-on Reset and Programmable Brown-out Detection
   – Internal Calibrated RC Oscillator
   – External and Internal Interrupt Sources
   – Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby,
      and Extended Standby
   – Software Selectable Clock Frequency
   – ATmega103 Compatibility Mode Selected by a Fuse
   – Global Pull-up Disable
• I/O and Packages
   – 53 Programmable I/O Lines
   – 64-lead TQFP and 64-pad QFN/MLF
• Operating Voltages
   – 2.7 - 5.5V for ATmega128L
   – 4.5 - 5.5V for ATmega128
• Speed Grades
   – 0 - 8 MHz for ATmega128L
   – 0 - 16 MHz for ATmega128

View
ATMEGA1284 [8-bit AVR Microcontroller with 16/32/64/128K Bytes In-System Programmable Flash ]

other parts : ATMEGA644A  ATMEGA164A  ATMEGA324A  ATMEGA324PA  ATMEGA1284P  ATMEGA644PA  ATMEGA164PA  ATMEGA164A-CU  ATMEGA1284-MU  ATMEGA164A-MU 

Atmel
Atmel Corporation

The ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

View
ATMEGA128A [8-Bit AVR Microcontroller with 128K Bytes In-System Programmable Flash ]

other parts : ATMEGA128A-AU  ATMEGA128A-MU  ATMEGA128A-AUR  ATMEGA128A-MUR 

Atmel
Atmel Corporation

Overview
The ATmega128A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128A
achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize
power consumption versus processing speed.
The AVR core combines a rich instruction set with 32 general purpose working registers. All the
32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent
registers to be accessed in one single instruction executedin one clock cycle. The resulting
architecture is more code efficient while achieving throughputs up to ten times faster than con
ventional CISC microcontrollers.

Features
• High-performance, Low-power AVR® 8-bit Microcontroller
• Advanced RISC Architecture
– 133 Powerful Instructions – Most Single Clock Cycle Execution
– 32 x 8 General Purpose Working Registers + Peripheral Control Registers
– Fully Static Operation
– Up to 16 MIPS Throughput at 16 MHz
– On-chip 2-cycle Multiplier
• High Endurance Non-volatile Memory segments
– 128K Bytes of In-System Self-programmable Flash program memory
– 4K Bytes EEPROM
– 4K Bytes Internal SRAM
– Write/Erase cycles: 10,000 Flash/100,000 EEPROM
– Data retention: 20 years at 85°C/100 years at 25°C (1)
– Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
– Up to 64K Bytes OptionalExternal Memory Space
– Programming Lock for Software Security
– SPI Interface for In-System Programming
• JTAG (IEEE std. 1149.1 Compliant) Interface
– Boundary-scan Capabilities According to the JTAG Standard
– Extensive On-chip Debug Support
– Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface
• Peripheral Features
– Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
– Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and Capture Mode
– Real Time Counter with Separate Oscillator
– Two 8-bit PWM Channels
– 6 PWM Channels with Programmable Resolution from 2 to 16 Bits
– Output Compare Modulator
– 8-channel, 10-bit ADC
    8 Single-ended Channels
    7 Differential Channels
    2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
– Byte-oriented Two-wire Serial Interface
– Dual Programmable Serial USARTs
– Master/Slave SPI Serial Interface
– Programmable Watchdog Timer with On-chip Oscillator
– On-chip Analog Comparator
• Special Microcontroller Features
– Power-on Reset and Programmable Brown-out Detection
– Internal Calibrated RC Oscillator
– External and Internal Interrupt Sources
– Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
– Software Selectable Clock Frequency
– ATmega103 Compatibility Mode Selected by a Fuse
– Global Pull-up Disable
• I/O and Packages
– 53 Programmable I/O Lines
– 64-lead TQFP and 64-pad QFN/MLF
• Operating Voltages
– 2.7 - 5.5V
• Speed Grades
– 0 - 16 MHz

 

View
ATMEGA128L [8-bit Microcontroller with 128K Bytes In-System Programmable Flash ]

other parts : ATEMGA128  ATMEGA128  ATEMGA128L  ATMEGA128L-8MC  ATMEGA128L-8AI  ATMEGA128L-8AC  ATMEGA128-16MC  ATMEGA128-16AI  ATMEGA128-16AC  ATEMGA128-16AI 

Atmel
Atmel Corporation

Overview
The ATmega128 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.
The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

Features
• High-performance, Low-power AVR® 8-bit Microcontroller
• Advanced RISC Architecture
   – 133 Powerful Instructions – Most Single Clock Cycle Execution
   – 32 x 8 General Purpose Working Registers + Peripheral Control Registers
   – Fully Static Operation
   – Up to 16 MIPS Throughput at 16 MHz
   – On-chip 2-cycle Multiplier
• Nonvolatile Program and Data Memories
   – 128K Bytes of In-System Reprogrammable Flash
      Endurance: 10,000 Write/Erase Cycles
   – Optional Boot Code Section with Independent Lock Bits
      In-System Programming by On-chip Boot Program
      True Read-While-Write Operation
   – 4K Bytes EEPROM
      Endurance: 100,000 Write/Erase Cycles
   – 4K Bytes Internal SRAM
   – Up to 64K Bytes Optional External Memory Space
   – Programming Lock for Software Security
   – SPI Interface for In-System Programming
• JTAG (IEEE std. 1149.1 Compliant) Interface
   – Boundary-scan Capabilities According to the JTAG Standard
   – Extensive On-chip Debug Support
   – Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface
• Peripheral Features
   – Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
   – Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and
      Capture Mode
   – Real Time Counter with Separate Oscillator
   – Two 8-bit PWM Channels
   – 6 PWM Channels with Programmable Resolution from 2 to 16 Bits
   – Output Compare Modulator
   – 8-channel, 10-bit ADC
      8 Single-ended Channels
      7 Differential Channels
      2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
   – Byte-oriented Two-wire Serial Interface
   – Dual Programmable Serial USARTs
   – Master/Slave SPI Serial Interface
   – Programmable Watchdog Timer with On-chip Oscillator
   – On-chip Analog Comparator
• Special Microcontroller Features
   – Power-on Reset and Programmable Brown-out Detection
   – Internal Calibrated RC Oscillator
   – External and Internal Interrupt Sources
   – Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby,
      and Extended Standby
   – Software Selectable Clock Frequency
   – ATmega103 Compatibility Mode Selected by a Fuse
   – Global Pull-up Disable
• I/O and Packages
   – 53 Programmable I/O Lines
   – 64-lead TQFP and 64-pad QFN/MLF
• Operating Voltages
   – 2.7 - 5.5V for ATmega128L
   – 4.5 - 5.5V for ATmega128
• Speed Grades
   – 0 - 8 MHz for ATmega128L
   – 0 - 16 MHz for ATmega128

View
ATMEGA1284P [8-bit AVR Microcontroller with 16/32/64/128K Bytes In-System Programmable Flash ]

other parts : ATMEGA1284  ATMEGA644A  ATMEGA164A  ATMEGA324A  ATMEGA324PA  ATMEGA164PA  ATMEGA644PA  ATMEGA164A-CU  ATMEGA1284-AU  ATMEGA1284-PU 

Atmel
Atmel Corporation

The ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

View
ATMEGA1284-AU [8-bit AVR Microcontroller with 16/32/64/128K Bytes In-System Programmable Flash ]

other parts : ATMEGA1284  ATMEGA644A  ATMEGA164A  ATMEGA324A  ATMEGA324PA  ATMEGA1284P  ATMEGA644PA  ATMEGA164PA  ATMEGA164A-CU  ATMEGA1284-MU 

Atmel
Atmel Corporation

The ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

View
ATMEGA1284-MU [8-bit AVR Microcontroller with 16/32/64/128K Bytes In-System Programmable Flash ]

other parts : ATMEGA1284  ATMEGA644A  ATMEGA164A  ATMEGA324A  ATMEGA324PA  ATMEGA1284P  ATMEGA644PA  ATMEGA164PA  ATMEGA164A-CU  ATMEGA1284-AU 

Atmel
Atmel Corporation

The ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

View
ATMEGA1284-PU [8-bit AVR Microcontroller with 16/32/64/128K Bytes In-System Programmable Flash ]

other parts : ATMEGA1284  ATMEGA644A  ATMEGA164A  ATMEGA324A  ATMEGA324PA  ATMEGA1284P  ATMEGA644PA  ATMEGA164PA  ATMEGA164A-CU  ATMEGA1284-AU 

Atmel
Atmel Corporation

The ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

View
ATMEGA128A-AU [8-Bit AVR Microcontroller with 128K Bytes In-System Programmable Flash ]

other parts : ATMEGA128A  ATMEGA128A-MU  ATMEGA128A-AUR  ATMEGA128A-MUR 

Atmel
Atmel Corporation

Overview
The ATmega128A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128A
achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize
power consumption versus processing speed.
The AVR core combines a rich instruction set with 32 general purpose working registers. All the
32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent
registers to be accessed in one single instruction executedin one clock cycle. The resulting
architecture is more code efficient while achieving throughputs up to ten times faster than con
ventional CISC microcontrollers.

Features
• High-performance, Low-power AVR® 8-bit Microcontroller
• Advanced RISC Architecture
– 133 Powerful Instructions – Most Single Clock Cycle Execution
– 32 x 8 General Purpose Working Registers + Peripheral Control Registers
– Fully Static Operation
– Up to 16 MIPS Throughput at 16 MHz
– On-chip 2-cycle Multiplier
• High Endurance Non-volatile Memory segments
– 128K Bytes of In-System Self-programmable Flash program memory
– 4K Bytes EEPROM
– 4K Bytes Internal SRAM
– Write/Erase cycles: 10,000 Flash/100,000 EEPROM
– Data retention: 20 years at 85°C/100 years at 25°C (1)
– Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
– Up to 64K Bytes OptionalExternal Memory Space
– Programming Lock for Software Security
– SPI Interface for In-System Programming
• JTAG (IEEE std. 1149.1 Compliant) Interface
– Boundary-scan Capabilities According to the JTAG Standard
– Extensive On-chip Debug Support
– Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface
• Peripheral Features
– Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
– Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and Capture Mode
– Real Time Counter with Separate Oscillator
– Two 8-bit PWM Channels
– 6 PWM Channels with Programmable Resolution from 2 to 16 Bits
– Output Compare Modulator
– 8-channel, 10-bit ADC
    8 Single-ended Channels
    7 Differential Channels
    2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
– Byte-oriented Two-wire Serial Interface
– Dual Programmable Serial USARTs
– Master/Slave SPI Serial Interface
– Programmable Watchdog Timer with On-chip Oscillator
– On-chip Analog Comparator
• Special Microcontroller Features
– Power-on Reset and Programmable Brown-out Detection
– Internal Calibrated RC Oscillator
– External and Internal Interrupt Sources
– Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
– Software Selectable Clock Frequency
– ATmega103 Compatibility Mode Selected by a Fuse
– Global Pull-up Disable
• I/O and Packages
– 53 Programmable I/O Lines
– 64-lead TQFP and 64-pad QFN/MLF
• Operating Voltages
– 2.7 - 5.5V
• Speed Grades
– 0 - 16 MHz

 

View
ATMEGA128A-MU [8-Bit AVR Microcontroller with 128K Bytes In-System Programmable Flash ]

other parts : ATMEGA128A  ATMEGA128A-AU  ATMEGA128A-AUR  ATMEGA128A-MUR 

Atmel
Atmel Corporation

Overview
The ATmega128A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128A
achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize
power consumption versus processing speed.
The AVR core combines a rich instruction set with 32 general purpose working registers. All the
32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent
registers to be accessed in one single instruction executedin one clock cycle. The resulting
architecture is more code efficient while achieving throughputs up to ten times faster than con
ventional CISC microcontrollers.

Features
• High-performance, Low-power AVR® 8-bit Microcontroller
• Advanced RISC Architecture
– 133 Powerful Instructions – Most Single Clock Cycle Execution
– 32 x 8 General Purpose Working Registers + Peripheral Control Registers
– Fully Static Operation
– Up to 16 MIPS Throughput at 16 MHz
– On-chip 2-cycle Multiplier
• High Endurance Non-volatile Memory segments
– 128K Bytes of In-System Self-programmable Flash program memory
– 4K Bytes EEPROM
– 4K Bytes Internal SRAM
– Write/Erase cycles: 10,000 Flash/100,000 EEPROM
– Data retention: 20 years at 85°C/100 years at 25°C (1)
– Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
– Up to 64K Bytes OptionalExternal Memory Space
– Programming Lock for Software Security
– SPI Interface for In-System Programming
• JTAG (IEEE std. 1149.1 Compliant) Interface
– Boundary-scan Capabilities According to the JTAG Standard
– Extensive On-chip Debug Support
– Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface
• Peripheral Features
– Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
– Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and Capture Mode
– Real Time Counter with Separate Oscillator
– Two 8-bit PWM Channels
– 6 PWM Channels with Programmable Resolution from 2 to 16 Bits
– Output Compare Modulator
– 8-channel, 10-bit ADC
    8 Single-ended Channels
    7 Differential Channels
    2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
– Byte-oriented Two-wire Serial Interface
– Dual Programmable Serial USARTs
– Master/Slave SPI Serial Interface
– Programmable Watchdog Timer with On-chip Oscillator
– On-chip Analog Comparator
• Special Microcontroller Features
– Power-on Reset and Programmable Brown-out Detection
– Internal Calibrated RC Oscillator
– External and Internal Interrupt Sources
– Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
– Software Selectable Clock Frequency
– ATmega103 Compatibility Mode Selected by a Fuse
– Global Pull-up Disable
• I/O and Packages
– 53 Programmable I/O Lines
– 64-lead TQFP and 64-pad QFN/MLF
• Operating Voltages
– 2.7 - 5.5V
• Speed Grades
– 0 - 16 MHz

 

View
1
Share Link : 

HOME

Language : 한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home ][ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]