Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site

DM74LS109A

  

Datasheet

Match, Like DM74LS109A DM74LS109AJ DM74LS109AM DM74LS109AN
Start with DM74LS109AJ* DM74LS109AM* DM74LS109AN*
End N/A
Included N/A
View Details    
DM74LS109A [Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs ]

other parts : 54LS109  DM54LS109A  54LS109DMQB  54LS109FMQB  DM54LS109AJ  DM54LS109AW  DM74LS109AM  DM74LS109AN  DM74LS109AJ 

National-Semiconductor
National ->Texas Instruments

General Description
This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and K inputs may be changed while the clock is high or low as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features
■ Alternate Military/Aerospace device (54LS109) is available. Contact a National Semiconductor Sales Office/Distributor for specifications

View
DM74LS109A [Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs ]

other parts : DM74LS109AM  DM74LS109AN  DM74LS109AMX 

Fairchild
Fairchild Semiconductor

General Description
This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and K inputs may be changed while the clock is HIGH or LOW as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regard less of the logic levels of the other inputs.

View
DM74LS109AJ [Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs ]

other parts : 54LS109  DM54LS109A  DM74LS109A  54LS109DMQB  54LS109FMQB  DM54LS109AJ  DM54LS109AW  DM74LS109AM  DM74LS109AN 

National-Semiconductor
National ->Texas Instruments

General Description
This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and K inputs may be changed while the clock is high or low as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features
■ Alternate Military/Aerospace device (54LS109) is available. Contact a National Semiconductor Sales Office/Distributor for specifications

View
DM74LS109AM [Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs ]

other parts : 54LS109  DM54LS109A  DM74LS109A  54LS109DMQB  54LS109FMQB  DM54LS109AJ  DM54LS109AW  DM74LS109AN  DM74LS109AJ 

National-Semiconductor
National ->Texas Instruments

General Description
This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and K inputs may be changed while the clock is high or low as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features
■ Alternate Military/Aerospace device (54LS109) is available. Contact a National Semiconductor Sales Office/Distributor for specifications

View
DM74LS109AM [Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs ]

other parts : DM74LS109A  DM74LS109AN  DM74LS109AMX 

Fairchild
Fairchild Semiconductor

General Description
This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and K inputs may be changed while the clock is HIGH or LOW as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regard less of the logic levels of the other inputs.

View
DM74LS109AN [Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs ]

other parts : 54LS109  DM54LS109A  DM74LS109A  54LS109DMQB  54LS109FMQB  DM54LS109AJ  DM54LS109AW  DM74LS109AM  DM74LS109AJ 

National-Semiconductor
National ->Texas Instruments

General Description
This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and K inputs may be changed while the clock is high or low as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features
■ Alternate Military/Aerospace device (54LS109) is available. Contact a National Semiconductor Sales Office/Distributor for specifications

View
DM74LS109AN [Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs ]

other parts : DM74LS109A  DM74LS109AM  DM74LS109AMX 

Fairchild
Fairchild Semiconductor

General Description
This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and K inputs may be changed while the clock is HIGH or LOW as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regard less of the logic levels of the other inputs.

View
DM74LS109AMX [Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs ]

other parts : DM74LS109A  DM74LS109AM  DM74LS109AN 

Fairchild
Fairchild Semiconductor

General Description
This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and K inputs may be changed while the clock is HIGH or LOW as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regard less of the logic levels of the other inputs.

View
1
Share Link : 

HOME

Language : 한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home ][ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]