Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site

PCA9574

  

Datasheet

Match, Like PCA9574 PCA9574_
Start with PCA9574B* PCA9574H* PCA9574P* PCA9574_*
End N/A
Included N/A
View Details    
PCA9574 [8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt ]

other parts : PCA9574PW  PCA9574BS  PCA9574HR 

NXP
NXP Semiconductors.

General description
The PCA9574 is a CMOS device that provides 8 bits of General Purpose parallel Input/Output (GPIO) expansion in low voltage processor and handheld battery powered mobile applications and was developed to enhance the NXP family of I2C-bus I/O expanders. The improvements include lower supply current, lower operating voltage of 1.1 V to 3.6 V, dual and separate supply rails to allow voltage level translation anywhere between 1.1 V and 3.6 V, 400 kHz clock frequency, and smaller packaging. Any of the 8 I/O ports can be configured as an input or output independent of each other and default on start-up to inputs. I/O expanders provide a simple solution when additional I/Os are needed while keeping interconnections to a minimum; for example in battery powered mobile applications and clamshell devices for interfacing to sensors, push buttons, keypad, etc. In addition to providing a flexible set of GPIOs, it simplifies interconnection of a processor running at one voltage level to I/O devices operating at a different (usually higher) voltage level. PCA9574 has built-in level shifting feature that makes these devices extremely flexible in mixed signal environments where communication between incompatible I/Os is required. The core of PCA9574 can operate at a voltage as low as 1.1 V while the I/O bank can operate in the range 1.1 V to 3.6 V. Bus hold with programmable on-chip pull-up or pull-down feature for I/Os is also provided.

Features
■ 400 kHz I2C-bus serial interface
■ Compliant with I2C-bus Standard-mode (100 kHz)
■ Separate supply rails for core logic and I/O bank provides voltage level shifting
■ 1.1 V to 3.6 V operation with level shifting feature
■ Very low standby current: < 1 µA
■ 8 configurable I/O pins that default to inputs at power-up
■ Outputs:
   ♦ Totem pole: 1 mA source and 3 mA sink
   ♦ Independently programmable 100 kΩ pull-up or pull-down for each I/O pin
   ♦ Open-drain active LOW interrupt (INT) output pin allows monitoring of logic level change of pins programmed as inputs
■  Inputs:
   ♦ Programmable bus hold provides valid logic level when inputs are not actively driven
   ♦ Programmable Interrupt Mask Control for input pins that do not require an interrupt when their states change or to prevent spurious interrupts default to mask at power-up
   ♦ Polarity inversion register allows inversion of the polarity of the I/O pins when read
■ Active LOW reset (RESET) input pin resets device to power-up default state
■ GPIO All Call address allows programming of more than one device at the same time with the same parameters
■ 2 programmable slave addresses using 1 address pin
■ −40 °C to +85 °C operation
■ ESD protection exceeds 7000 V HBM per JESD22-A114, 500 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
■ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
■ Packages offered: TSSOP16, HVQFN16 and HXQFN16U

Applications
■ Cell phones
■ Media players
■ Multi voltage environments
■ Battery operated mobile gadgets
■ Motherboards
■ Servers
■ RAID systems
■ Industrial control
■ Medical equipment
■ PLCs

View
PCA9574_ [Smart, simple solutions for the 12 most common design concerns ]

other parts : SE95_  LM75A_  LM75B_  P82B96_  NE1619_  NE1617A_  NVT2001_  SSL3252_  NVT2003_  NVT2006_ 

NXP
NXP Semiconductors.

NXP I2C-bus solutions

I2C-bus: The serial revolution

By replacing complex parallel interfaces with a straightforward yet powerful serial structure, the I2C-bus revolutionized chip-to-chip communications.
Invented by NXP (Philips) more than 30 years ago, the I2C-bus uses a simple two-wire format to carry data one bit at a time. It performs inter-chip addressing, selection, control, and data transfer. Speeds are up to 400 kHz (Fast-mode), 1 MHz (Fast-mode Plus), 3.4 MHz (High Speed-mode), or 5 MHz (Ultra Fast-mode).
The I2C-bus shrinks the IC footprint and leads to lower IC costs. Plus, since far fewer copper traces are needed, it enables a smaller PCB, reduces design complexity, and lowers system cost.

I2C-bus devices are available in a wide range of functions. Each slave device has its own I2C-bus address, selectable using address pins set high (1) or low (0). Information is transmitted byte by byte, and each byte is acknowledged by the receiver.
There can be multiple devices on the same bus, and more than one IC can act as master. The master role is typically played by a microcontroller.

View
PCA9574BS [8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt ]

other parts : PCA9574  PCA9574PW  PCA9574HR 

NXP
NXP Semiconductors.

General description
The PCA9574 is a CMOS device that provides 8 bits of General Purpose parallel Input/Output (GPIO) expansion in low voltage processor and handheld battery powered mobile applications and was developed to enhance the NXP family of I2C-bus I/O expanders. The improvements include lower supply current, lower operating voltage of 1.1 V to 3.6 V, dual and separate supply rails to allow voltage level translation anywhere between 1.1 V and 3.6 V, 400 kHz clock frequency, and smaller packaging. Any of the 8 I/O ports can be configured as an input or output independent of each other and default on start-up to inputs. I/O expanders provide a simple solution when additional I/Os are needed while keeping interconnections to a minimum; for example in battery powered mobile applications and clamshell devices for interfacing to sensors, push buttons, keypad, etc. In addition to providing a flexible set of GPIOs, it simplifies interconnection of a processor running at one voltage level to I/O devices operating at a different (usually higher) voltage level. PCA9574 has built-in level shifting feature that makes these devices extremely flexible in mixed signal environments where communication between incompatible I/Os is required. The core of PCA9574 can operate at a voltage as low as 1.1 V while the I/O bank can operate in the range 1.1 V to 3.6 V. Bus hold with programmable on-chip pull-up or pull-down feature for I/Os is also provided.

Features
■ 400 kHz I2C-bus serial interface
■ Compliant with I2C-bus Standard-mode (100 kHz)
■ Separate supply rails for core logic and I/O bank provides voltage level shifting
■ 1.1 V to 3.6 V operation with level shifting feature
■ Very low standby current: < 1 µA
■ 8 configurable I/O pins that default to inputs at power-up
■ Outputs:
   ♦ Totem pole: 1 mA source and 3 mA sink
   ♦ Independently programmable 100 kΩ pull-up or pull-down for each I/O pin
   ♦ Open-drain active LOW interrupt (INT) output pin allows monitoring of logic level change of pins programmed as inputs
■  Inputs:
   ♦ Programmable bus hold provides valid logic level when inputs are not actively driven
   ♦ Programmable Interrupt Mask Control for input pins that do not require an interrupt when their states change or to prevent spurious interrupts default to mask at power-up
   ♦ Polarity inversion register allows inversion of the polarity of the I/O pins when read
■ Active LOW reset (RESET) input pin resets device to power-up default state
■ GPIO All Call address allows programming of more than one device at the same time with the same parameters
■ 2 programmable slave addresses using 1 address pin
■ −40 °C to +85 °C operation
■ ESD protection exceeds 7000 V HBM per JESD22-A114, 500 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
■ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
■ Packages offered: TSSOP16, HVQFN16 and HXQFN16U

Applications
■ Cell phones
■ Media players
■ Multi voltage environments
■ Battery operated mobile gadgets
■ Motherboards
■ Servers
■ RAID systems
■ Industrial control
■ Medical equipment
■ PLCs

View
PCA9574HR [8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt ]

other parts : PCA9574  PCA9574PW  PCA9574BS 

NXP
NXP Semiconductors.

General description
The PCA9574 is a CMOS device that provides 8 bits of General Purpose parallel Input/Output (GPIO) expansion in low voltage processor and handheld battery powered mobile applications and was developed to enhance the NXP family of I2C-bus I/O expanders. The improvements include lower supply current, lower operating voltage of 1.1 V to 3.6 V, dual and separate supply rails to allow voltage level translation anywhere between 1.1 V and 3.6 V, 400 kHz clock frequency, and smaller packaging. Any of the 8 I/O ports can be configured as an input or output independent of each other and default on start-up to inputs. I/O expanders provide a simple solution when additional I/Os are needed while keeping interconnections to a minimum; for example in battery powered mobile applications and clamshell devices for interfacing to sensors, push buttons, keypad, etc. In addition to providing a flexible set of GPIOs, it simplifies interconnection of a processor running at one voltage level to I/O devices operating at a different (usually higher) voltage level. PCA9574 has built-in level shifting feature that makes these devices extremely flexible in mixed signal environments where communication between incompatible I/Os is required. The core of PCA9574 can operate at a voltage as low as 1.1 V while the I/O bank can operate in the range 1.1 V to 3.6 V. Bus hold with programmable on-chip pull-up or pull-down feature for I/Os is also provided.

Features
■ 400 kHz I2C-bus serial interface
■ Compliant with I2C-bus Standard-mode (100 kHz)
■ Separate supply rails for core logic and I/O bank provides voltage level shifting
■ 1.1 V to 3.6 V operation with level shifting feature
■ Very low standby current: < 1 µA
■ 8 configurable I/O pins that default to inputs at power-up
■ Outputs:
   ♦ Totem pole: 1 mA source and 3 mA sink
   ♦ Independently programmable 100 kΩ pull-up or pull-down for each I/O pin
   ♦ Open-drain active LOW interrupt (INT) output pin allows monitoring of logic level change of pins programmed as inputs
■  Inputs:
   ♦ Programmable bus hold provides valid logic level when inputs are not actively driven
   ♦ Programmable Interrupt Mask Control for input pins that do not require an interrupt when their states change or to prevent spurious interrupts default to mask at power-up
   ♦ Polarity inversion register allows inversion of the polarity of the I/O pins when read
■ Active LOW reset (RESET) input pin resets device to power-up default state
■ GPIO All Call address allows programming of more than one device at the same time with the same parameters
■ 2 programmable slave addresses using 1 address pin
■ −40 °C to +85 °C operation
■ ESD protection exceeds 7000 V HBM per JESD22-A114, 500 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
■ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
■ Packages offered: TSSOP16, HVQFN16 and HXQFN16U

Applications
■ Cell phones
■ Media players
■ Multi voltage environments
■ Battery operated mobile gadgets
■ Motherboards
■ Servers
■ RAID systems
■ Industrial control
■ Medical equipment
■ PLCs

View
PCA9574PW [8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt ]

other parts : PCA9574  PCA9574BS  PCA9574HR 

NXP
NXP Semiconductors.

General description
The PCA9574 is a CMOS device that provides 8 bits of General Purpose parallel Input/Output (GPIO) expansion in low voltage processor and handheld battery powered mobile applications and was developed to enhance the NXP family of I2C-bus I/O expanders. The improvements include lower supply current, lower operating voltage of 1.1 V to 3.6 V, dual and separate supply rails to allow voltage level translation anywhere between 1.1 V and 3.6 V, 400 kHz clock frequency, and smaller packaging. Any of the 8 I/O ports can be configured as an input or output independent of each other and default on start-up to inputs. I/O expanders provide a simple solution when additional I/Os are needed while keeping interconnections to a minimum; for example in battery powered mobile applications and clamshell devices for interfacing to sensors, push buttons, keypad, etc. In addition to providing a flexible set of GPIOs, it simplifies interconnection of a processor running at one voltage level to I/O devices operating at a different (usually higher) voltage level. PCA9574 has built-in level shifting feature that makes these devices extremely flexible in mixed signal environments where communication between incompatible I/Os is required. The core of PCA9574 can operate at a voltage as low as 1.1 V while the I/O bank can operate in the range 1.1 V to 3.6 V. Bus hold with programmable on-chip pull-up or pull-down feature for I/Os is also provided.

Features
■ 400 kHz I2C-bus serial interface
■ Compliant with I2C-bus Standard-mode (100 kHz)
■ Separate supply rails for core logic and I/O bank provides voltage level shifting
■ 1.1 V to 3.6 V operation with level shifting feature
■ Very low standby current: < 1 µA
■ 8 configurable I/O pins that default to inputs at power-up
■ Outputs:
   ♦ Totem pole: 1 mA source and 3 mA sink
   ♦ Independently programmable 100 kΩ pull-up or pull-down for each I/O pin
   ♦ Open-drain active LOW interrupt (INT) output pin allows monitoring of logic level change of pins programmed as inputs
■  Inputs:
   ♦ Programmable bus hold provides valid logic level when inputs are not actively driven
   ♦ Programmable Interrupt Mask Control for input pins that do not require an interrupt when their states change or to prevent spurious interrupts default to mask at power-up
   ♦ Polarity inversion register allows inversion of the polarity of the I/O pins when read
■ Active LOW reset (RESET) input pin resets device to power-up default state
■ GPIO All Call address allows programming of more than one device at the same time with the same parameters
■ 2 programmable slave addresses using 1 address pin
■ −40 °C to +85 °C operation
■ ESD protection exceeds 7000 V HBM per JESD22-A114, 500 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
■ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
■ Packages offered: TSSOP16, HVQFN16 and HXQFN16U

Applications
■ Cell phones
■ Media players
■ Multi voltage environments
■ Battery operated mobile gadgets
■ Motherboards
■ Servers
■ RAID systems
■ Industrial control
■ Medical equipment
■ PLCs

View
1
Share Link : 

HOME




Language : 한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home ][ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]