Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site

PM8

  

Datasheet

Match, Like PM8
Start with PM80* PM81* PM83* PM86* PM89*
End *FPM8 *SPM8 *VPM8 *3PM8 *OPM8 *JPM8 *RPM8 *MPM8 *EPM8 *DPM8 *IPM8
Included *PM8* *PM80* *PM8T*
View Details    
PM8 [Axial Leaded Hermetically Sealed Standard Recovery Rectifier Diode ]

other parts : PM0  PM6 

Semtech
Semtech Corporation

Description
Quick reference data
  VR = 600V - 1000V
  IF = 2.0A
  trr = 3µS
  IR = 1.0µA
 
Features
♦ Avalanche capability
♦ High thermal shock resistance
♦ Glass passivated for hermetic sealing
♦ Low reverse leakage currents
♦ Low forward voltage drop

 

View
PM8310 [High Density T1/E1 Framer, VT/TU Mapper & M13 Mux with Integrated SONET/SDH Framers ]

other parts : PM8310TEMUX336 

PMC-Sierra
PMC-Sierra

PRODUCT OVERVIEW
The PM8310 TEMUX 336 is a high density T1/E1, DS3/E3 framer, VT/TU mapper, and M13 multiplexer with integrated SONET/SDH framers for OC-12/STM-4 and 4xOC-3/STM-1 applications. Feature integration and scalability make the TEMUX 336 ideal for use in ATCA/AMC line cards, voice and media gateways, routers, and multi-service and edge aggre gation switches.

PRODUCT HIGHLIGHTS
• 8 OC-3/STM-1 or 2 OC-12/STM-4 SONET/SDH framers
• 336 T1/252 E1 framers
• 12 M13 multiplexers, including support for G.747 multiplexing
• 12 DS3/E3 framers
• High order path processor for a SONET STS-12 or an SDH STM-4
• Tributary path processor for 336 VT1.5/TU-11s or 252 VT2/TU-12s
• Byte-synchronous and bit-asynchronous mapper for 336 VT1.5/TU-11s or 252 VT2/TU-12s
• Tributary path processor for 12 TU-3s
• Mapper for 12 DS3s or 12 E3s (TU-3 and AU-3)

APPLICATIONS
• ATCA/AMC-based line cards
• Voice and media gateways
• Wireless base station controllers (BSC) and radio network controllers (RNC)
• Routers and multi-service switches
• Edge aggregation switches
• Multi-service provisioning platforms

View
PM8379 [20-Port 4.25 Gbit/s FC-AL Cut-Through Switch ] PMC-Sierra
PMC-Sierra

The CTS 20x4G is designed to interface directly to Fibre Channel disk drives in a storage array. It can interface directly to optics or to cables at the ingress/egress point of an enclosure and is able to determine if an incoming frame is destined for a drive within that enclosure. After determining which port is associated with the frames recipient, a cut through operation to that port is performed thereby significantly reducing system latency and improving performance.
The CTS 20x4G provides unique disk isolation features that significantly increase total system availability, reliability, and serviceability.

FEATURES
GENERAL
• 20 independent rate selectable 1.0625, 2.125 or 4.25 Gbit/s physical interfaces.
• Register and software compatible to the PM8368 PBC 18x2G, PM8369 PBC 18x4G, PM8372 PBC 4x2G and PM8377 PBC 4x4G.
• Compliant to FC jitter specifications on a per-port basis.
• Supports single-ended or differential 106.25 MHz reference clock.
• Per port monitoring and diagnostics:
• LPSM Monitoring on each port.
• Disk isolation and per port serial loopback.
• Configurable Digital Loss of Link: analog LOS Detect, 8B/10B disparity errors/error rate, CRC errors/error rate, word synchronization error/error rate, and compliant frequency of comma patterns detected (configurable thresholds for each with corresponding pin interrupts).

CUT-THROUGH SWITCHING
• Integrated cut-through switching and arbitration management enables up to 200% improvement in EDR and IOPS.
• Parallel arbitration supported with arbitration priority and access fairness preserved.
• Automatic or CPU controlled initialization of AL_PA table.
• Supports dynamic half duplex, half/full duplex operation, LPSM transfer state, multicast/broadcast (OPNy).

APPLICATIONS
• SBOD Storage Systems.
• MBOD Storage Systems.
• RAID Storage Systems.
• JBOD Storage Systems.
• FC to SATA Storage Systems.
• FC-AL Nodes.
• Fibre Channel Hubs.
• 1.0625, 2.125, and 4.25 Gbit/s Backplanes.

View
PM8315 [4-Channel 1.0-1.25 Gbps Transceiver ]

other parts : PM8315-PI 

PMC-Sierra
PMC-Sierra

FEATURES
• Integrates 28 T1 framers, 21 E1 framers, a SONET/SDH VT1.5/VT2/TU11/TU12 bit asynchronous mapper, a full featured M13 multiplexer with DS3 framer, and a SONET/SDH DS3 mapper in a single monolithic device for terminating DS3 multiplexed T1 streams, SONET/SDH mapped T1 streams or SONET/SDH mapped E1 streams.
• Seven T1 modes of operation:
   • Up to 28 T1 streams mapped as bit asynchronous VT1.5 virtual tributaries into a STS-1 SPE or TU-11 tributary units into a STM-1/VC3 or TU-11 tributary units into a TUG3 in a STM-1/VC4.
   • Single STS-1, AU3 or TUG3 Bit Asynchronous VT1.5 or TU-11 Mapper with ingress or egress per tributary link monitoring.
   • Up to 28 T1 streams M13 multiplexed into a serial DS3.
   • Up to 28 T1 streams M13 multiplexed into a DS3, the DS3 is asynchronously mapped into a STS-1 SPE.
   • DS3 M13 Multiplexer with ingress or egress per link monitoring.
   • Up to 28 DS3 multiplexed T1 streams are mapped as bit asynchronous VT1.5 virtual tributaries or TU-11 tributary units, providing a transmultiplexing (“transmux”) function between DS3 and SONET/SDH.
   • Up to 21 T1 streams mapped as bit asynchronous TU-12 tributary units into a STM-1/VC3 or TUG3 from a STM-1/VC4.
• Three E1 modes of operation:
   • Up to 21 E1 streams mapped as bit asynchronous VT2 virtual tributaries into a STS-1 SPE or TU-12 tributary units into a STM-1/VC3 or TUG3 from a STM-1/VC4.
   • Single STS-1, AU3 or TUG3 Bit Asynchronous VT2 or TU-12 Mapper with ingress or egress per tributary link monitoring.
   • Up to 21 E1 streams multiplexed into a DS3 following the ITU-T G.747 recommendation. This E1 mode of operation is restricted to using the serial clock and data or HMVIP system interfaces.
• Provides an HDLC interface with 128 bytes of buffering for terminating the
facility data link.
• Provides performance monitoring counters sufficiently large as to allow performance monitor counter polling at a minimum rate of once per second. Optionally, updates the performance monitoring counters and interrupts the microprocessor once per second, timed to the receive line.
• Provides an optional elastic store which may be used to time the ingress streams to a common clock and frame alignment, or to facilitate per-DS0 loopbacks.
• Provides DS-1 robbed bit signaling extraction, with optional data inversion, programmable idle code substitution, digital milliwatt code substitution, bit fixing, and two superframes of signaling debounce on a per-channel basis.
• A pseudo-random sequence user selectable from 211 –1, 215 –1 or220 –1, may be detected in the T1 stream in either the ingress or egress directions. The detector counts pattern errors using a 24-bit non-saturating PRBS error counter. The pseudo-random sequence can be the entire T1 or any combination of DS0s within a framed T1.
• Line side interface is either from the DS3 interface via the M13 multiplex or from the SONET/SDH Drop bus via the VT1.5, TU-11, VT2 or TU-12 demapper.
• System side interface is either serial clock and data, MVIP or SBI bus.
• Frames in the presence of and detects the “Japanese Yellow” alarm.

Each one of 21 E1 receiver sections:
• Provides external access for up to two de-jittered recovered T1 clocks.
• Frames to ITU-T G.704 basic and CRC-4 multiframe formatted E1 signals. The framing procedures are consistent ITU-T G.706 specifications.
• Provides an HDLC interface with 128 bytes of buffering for terminating the national use bit data link.
• Extracts 4-bit codewords from the E1 national use bits as specified in ETS 300 233.
• V5.2 link indication signal detection.
• Provides a digital phase locked loop for generation of a low jitter transmit clock.
• Provides a FIFO buffer for jitter attenuation and rate conversion in the transmitter.
• Automatically generates and transmits DS-1 performance report messages to ANSI T1.231and ANSI T1.408 specifications.
• Supports the alternate ESF CRC-6 calculation for Japanese applications.
• A pseudo-random sequence user selectable from 211 –1, 215 –1 or 220 –1, may be inserted into the T1 stream in either the ingress or egress directions. The pseudo-random sequence can be inserted into the entire T1 or any combination of DS0s within the framed T1.
• Line side interface is through either DS3 Interface via the M13 multiplex or the SONET/SDH Add bus via the VT1.5, TU-11, VT2 or TU-12 mapper.
• System side interface is either serial clock and data, MVIP or SBI bus.

APPLICATIONS
• High density T1 interfaces for multiplexers, multi-service switches, routers and digital modems.
• High density E1 interfaces for multiplexers, multi-service switches, routers and digital modems.
• Frame Relay switches and access devices (FRADS)
• SONET/SDH Add Drop Multiplexers
• SONET/SDH Terminal Multiplexers
• M23 Based M13 Multiplexer
• C-Bit Parity Based M13 Multiplexer
• Channelized and Unchannelized DS3 Frame Relay Interfaces

View
PM8610 [SBI Bus Serializer (SBS) ]

other parts : PM8610-BIAP 

PMC-Sierra
PMC-Sierra

Description
The PM8610 SBI336 Bus Serializer (SBS) is a monolithic integrated circuit that implements conversion between a byte-serial 19.44 MHz SBI bus or 77.76 MHz SBI336 bus and a redundant
777.6 Mbit/s bit-serial 8B/10B-base SBI336S bus.
In TelecomBus mode, the SBS implements conversion between any 19.44 MHz TelecomBus or
77.76 MHz TelecomBus format and a redundant 777.6 Mbit/s bit-serial 8B/10B-base serial
TelecomBus format. In line with the bus conversion is a DS0 granular switch allowing any input
DS0 to be output on any output DS0. The redundant 777.6 Mbit/s serial interfaces can be disabled
and a byte-wide SBI336 bus can be enabled in its place with all the DS0 level switching
capabilities.

 

View
PM8311 [High Density T1/E1 Framer, VT/TU Mapper & M13 Mux with Integrated SONET/SDH Framers ]

other parts : PM8311TEMUX168 

PMC-Sierra
PMC-Sierra

PRODUCT OVERVIEW
The PM8311 TEMUX 168 is a single device integrating 2xOC-3/STM-1 SONET/SDH framers for working and protect links, 168/126 T1/E1 framers, 6 DS3/E3 framers, 6 M13/G.747 multiplexers and 6 VT/TU mappers.

PRODUCT HIGHLIGHTS
• 4 OC-3/STM-1 SONET/SDH framers
• 168 T1/126 E1 framers
• 6 M13 multiplexers, including support for G.747 multiplexing
• 6 DS3/E3 framers
• High order path processor for a SONET STS-3 or an SDH STM-1
• Tributary path processor for 168 VT1.5/TU-11s or 126 VT2/TU-12s
• Byte synchronous and bit asynchronous mapper for 168 VT1.5/TU-11s or 126 VT2/TU-12s
• Tributary path processor for 6 TU-3s
• Mapper for 6 DS3s or 6 E3s (TU-3 and AU-3)

INTERFACES
• Up to 4 SONET/SDH network interfaces
• SONET/SDH Transport and Path overhead interface
• Two 622-Mbit/s Extended Serial SONET/SDH Interfaces (ESSIs)
• Line-side serial interface for up to 6 DS3s or E3s
• System-side Scalable Bandwidth Interconnect (SBI) bus for high density interconnection of up to 168 T1 streams, 126 E1 streams, 6 DS3 streams, 6 E3 streams, or 6 arbitrary rate streams
• System-side serial interface for up to 6 DS3s or E3s
• Flexible bandwidth interface for up to 6 arbitrary rate ports
• 32 Mbit/s Synchronous TDM Interface (based on H-MVIP)
• Microprocessor- and IEEE 1149.1-compliant JTAG interface

PACKAGE
• 896-pin FCBGA (31 x 31 mm)
• Supports industrial temperature range (-40 ºC to 85 °C)

APPLICATIONS
• ATCA/AMC-based line cards
• Voice and media gateways
• Wireless base station controllers (BSC) and radio network controllers (RNC)
• Routers and multi-service switches
• Edge aggregation switches
• Multi-service provisioning platforms

 

View
PM8380 [4-Channel Multiplexer and Link Extender for SAS, SATA, Ethernet and FC ] PMC-Sierra
PMC-Sierra

FEATURES
GENERAL - SATA AND SAS
• Four bi-directional 2:1 SATA or SAS multiplexer/demultiplexer.
• Compliant with SAS Internal and External specification.
• SATA Gen1i, Gen1x, Gen2i, Gen2x compliant.
• In the downstream direction, the QuadSMX 3G demuxes the initiator-side receive ports to either the A or B device-side transmit ports.
• In the upstream direction, the QuadSMX 3G selects either the A or B device-side receive port to output on the initiator-side transmit ports.
• Passes-thru out-of-band (OOB) signaling.
• Internal OOB detectors for COMSAS, COMRESET/COMINIT and COMWAKE.
• Provides port reordering to support standard SATA/SAS 4 channel connectors and easier PCB routing.

GENERAL - ETHERNET AND FIBRE CHANNEL
• Four channel bi-directional Gigabit Ethernet and 10 Gigabit Ethernet (XAUI) link extender and 2:1 serial multiplexer/demultiplexer.
• Four channel bi-directional 1G,2G and 10G Fibre Channel link extender and 2:1 serial multiplexer/demultiplexer
• Provides transmit redundancy for Ethernet and Fibre Channel Switch Applications. In this case,data is broadcast to both Port A and Port B.

HIGH-SPEED I/O
• 1.0 Gbit/s to 3.2 Gbit/s operation.
• Automatic amplitude control for SATA and SAS applications.
• Programmable receive equalization, transmit preemphasis and transmit output swing.
• Integrated resistive termination and receive AC coupling.
• Analog interfaces support SATA and SAS hot plug.

APPLICATIONS
• Host Bus Adapter.
• RAID controller.
• Ethernet (1GE and 10 GE XAUI) and Fibre Channel (1,2 and 10 GFC) link extender.
• Ethernet (1GE and 10 GE XAUI) and Fibre Channel (1,2 and 10 GFC) mux/demux.
• PCI Express, PCI Advanced Switching, ATCA, serial RapidIO, Infiniband, and HDTV link extender and mux/demux.

View
PM8621 [8G Narrowband Switch Element ]

other parts : PM8621-BIAP 

PMC-Sierra
PMC-Sierra

Description
The PM8621 NSE-8G is a monolithic CMOS integrated circuit packaged in a 480 ball UBGA that performs DS0 and above granularity space switching on 12 SBI336 streams carried as serial SBI336S in 8B/10B coding over LVDS at 777.6 Mbit/s. The NSE-8G also performs VT1.5/VT2 and above granularity switching on 12 STS-12/STM-4 SONET/SDH streams, carried as Serial TelecomBus signals in 8B/10B coding over LVDS at 777.6 Mbit/s.

Features
The Narrowband Switch Element 8G (NSE-8G):
•  Implements a Scaleable Bandwidth Interconnect (SBI™) DS0 granularity Space switch.
•  Implements a SONET/SDH VT1.5/VT2/TU11/TU12 granularity Space switch for the serial 777.6 MHz LVDS TelecomBus.
•  With an allied PM8610 SBS or PM8611 SBS-lite device, implements a DS0 granularity Memory-Space-Memory switch.
•  Supports 12 STS-12 equivalent serial ports via 777.6 MHz, 8B/10B encoded LVDS links (each port can be either Serial TeleCombus or Serial SBI336S)
•  When configured for SBI mode, switches DS0 or N*DS0 for all T1 and E1 tributaries and aggregate columns for switching T1, E1, TVT1.5, TVT2, DS3 and E3 tributaries.
•  When configured for the serial 777.6 MHz TelecomBus interface, switches any SONET/SDH virtual tributary (VT) or tributary unit (TU) up to STS-1.
•  Supports switching of arbitrary non-standard octet aggregates.
•  Supports unicast, multicast, and broadcast for all switching modes.
•  Provides 8 Gbit/s (96,768 DS0s, 4.032 T1s/VT1.5s, 3,024 E1s/VT2s, 144 DS3s/E3s) switching.
•  Works with SBS devices that support up to four 19.44 MHz SBI or one 77.76 MHz SBI336 bus that communicates with PMC-Sierra’s SBI device family. Alternatively, the SBS and SBS-lite devices support up to four 19.44 MHz STS-3 TelecomBuses or one 77.76 MHz STS-12 TelecomBus for connection with PMC-Sierra’s SPECTRA family of devices.
•  Can be combined in applications with PMC-Sierra’s CHESS™ chip set devices (PM5374 TSE and PM5307 TBS).
•  Supports a microprocessor interface used to configure/control the NSE and make DS0-granularity switch settings.
•  Supports clean error checked 8 Mbit/s full-duplex, in-band communications channels from its attached microprocessor to the attached microprocessors of each of the 12 attached SBS336S devices. This channel is used to initialize and control the SBSs, or other such devices, and to implement call-establishment set-up changes.
•  Supports JTAG for all non-LVDS signals.
•  Requires dual power supplies at 1.8V and 3.3V.
•  Packaged as a 480 ball UBGA.
•  In conjunction with the SBS or SBS-lite, supports “1+1” and “1:N” fabric redundancy.

Applications
The PM8621 Narrowband Switch Element 8G (NSE-8G) supports a variety of flexible Layer 1/Layer 2 architectures in combination with the following PMC-Sierra devices:
•  PM8610 SBS and PM8611 SBS-lite (SBI Serializer and Memory switching stage).
•  SBI bus devices (TEMUX™/TEMAP, FREEDM devices, S/UNI®-IMA devices, AAL1gator™ devices and other future devices).
•  CHESS™ chip set devices (PM5374 TSE, PM5307 TBS, PM5315 SPECTRA™-2488, and PM7390 S/UNI®-MACH48).
These architectures include:
•  T1/E1 SONET ADMs.
•  TDM ASAP applications.
•  PHY cards with DS0 (and above) level switching.
•  PSTN replacement switching cores, as part of any-service-any-port applications, and
•  Voice Gateways.

View
PM8316 [High Density 84-Channel T1/E1/J1 Framer with Integrated VT/TU Mappers and M13 ] PMC-Sierra
PMC-Sierra

FEATURES
The PM8316 TEMUX-84 is a 155 Mbit/s multi-channel T1/E1 Framer with integrated VT/TU Mappers and M13 Multiplexers.
• This monolithic device integrates:
   • 84 T1 framers
   • 63 E1 framers
   • Three SONET/SDH VT1.5/VT2/TU11/TU12 bit asynchronous or byte synchronous mappers
   • Three full featured M13 multiplexers with DS3 framers
   • Three SONET/SDH DS3 mappers for terminating DS3 multiplexed T1 streams, SONET/SDH mapped T1 streams or SONET/SDH mapped E1 streams
• Each SPE/STS-1 can be independently programmed for various T1, E1 or DS3 modes of operation.
• Supports wide range of T1, E1 and J1 framing formats.
• Supports M23 and C-bit parity DS3 formats.
• Stand-alone unchannelized E3 framer mode (ITU-T Rec. G.751 or G.832) for access to the entire E3 payload.
• Flexible line side and system side interface support :
   • Provides a 19.44 or 77.76 MHz SONET/SDH Add/Drop Telecom bus interface for seamless connection with PMC’s SONET/SDH devices.
   • Supports a byte serial Scaleable Bandwidth Interconnect (SBI™) bus interface at either 19.44 MHz or 77.76 MHz for high density system side device interconnection to PMC’s link layer products.
   • Supports 8 Mbit/s H-MVIP on the system interface for all T1 or E1 links, a separate 8 Mbit/s H-MVIP system interface for all T1 or E1 CAS channels and a separate 8 Mbit/s H-MVIP system interface for all T1 or E1 CCS and V5.1/V5.2 channels.
   • Support for transparent virtual tributaries when SBI interface is used with SONET/SDH mapper.
   • Supports insertion and extraction of arbitrary rate (eg. fractional DS3) data streams to/from the SBI bus interface.
• Provides jitter attenuation in the T1/E1 tributary receive and transmit directions.
• Provides three independent de-jittered T1 or E1 recovered clocks for system timing and redundancy.
• Provides per link diagnostic and line loopbacks.
• Provides PRBS generators and detectors at DS3 and E3 rates and on each tributary for error testing at T1, E1 and NxDS0 rates as recommended in ITU-T O.151, 0.152.
• Feature-rich functional software drivers available with device.
• Provides a generic 8-bit microprocessor bus interface for configuration, control and status monitoring.
• Provides a standard 5 signal P1149.1 JTAG test port for boundary scan board test purposes.

APPLICATIONS
• High density T1/E1 interfaces for multiplexers, multi-service switches, routers and digital modems.
• Channelized and Unchannelized DS3 Frame Relay Interfaces.
• Optical Access Equipment
• SONET/SDH Add Drop and Terminal Multiplexers.
• M13 Multiplexer/Demultiplexer Equipment.
• Digital Access Cross-Connect Systems

View
PM8172 [PM8172 System Controller ] PMC-Sierra
PMC-Sierra

FEATURES
The PM8172 system controller is ideal for various designs of advanced set-top boxes, DVD players, game stations, and Internet terminal appliances. The PM8172 interfaces to PMC-Sierra’s RM5231A, RM7035C and RM7935 MIPS RISC processors.

CPU INTERFACE
• Connects to PMC-Sierra’s RM5231A, RM7035C, and RM7935 64-bit MIPS RISC microprocessors.
• Supports CPU bus frequencies up to 100 MHz.

SDRAM CONTROLLER
• 32-bit data bus interface.
• Supports two banks of SDRAM, up to 128 Mbytes in size.
• Provides a deep buffer for CPU to SDRAM burst transfers and for PCI to SDRAM burst transfers.
• Supports bus frequencies up to 100 MHz.

FLASH/ROM INTERFACE
• Supports Flash memory area up to 64 Mbytes, with 8-bit, 16-bit, and 32-bit data access capability.
• Supports a ROM area size up to 4 Mbytes, with 8-bit, 16-bit, and 32-bit data access capability.
• Supports a maximum of 12 chip-select signals.
• Shared with a 68K-like peripheral bus.

PERIPHERAL BUS CONTROLLER
• Provides a 68K-like bus interface.
• Does not require an external latch for addressing.
• Provides an 8-bit and 16-bit data bus interface.
• Shared with the Flash/ROM interface.
• Supports up to four DMA channels.
• Provides cycle posting to avoid performance hits from slower devices.

PCI BUS CONTROLLER
• Provides CPU to PCI buffers for burst
transfers.

• Provides a PCI arbiter that supports up
to five individual bus master devices.
• Supports 33 MHz bus frequency.
• Provides a 32-bit data bus interface.

INTERRUPT CONTROLLER
• Supports a maskable interrupt to the CPU and a non-maskable interrupt to the CPU for severe events.
• The priority order of interrupt request lines can be assigned by software.
• Module interrupts can be masked on/off independently by setting the corresponding mask registers.

DMA CONTROLLER
• Supports four channel requests for LPC or ECP DMA mode data transfers.
• Supports PCI bus master accessing to the SDRAM.

CHAINING DMA CONTROLLER
• Supports four independent software DMA channels for transferring data between SDRAM and PCI devices.
• Supports chaining and non-chaining modes.
• Supports rotating and fixed priority types. (Continue..)

 

View
1 2 3 4
Share Link : 

New and Popular Datasheet

LM317  PN2222A  1N4007  LM324N  1N4947  FR105  FR204G  LC75374E  REC5  LA4550  S7010  MB39A108_03  FT5753M  BSS110  2SK2019-01  2SK1279  2SK1277  2SK2050  2SK1507  2SK1507-01M  ESAD83-004  7MBR15SA120D-01  2MBI100NB-120  MMA8451Q  MMZ09312BT1  MPXV7002  MMA7260Q  33975_05  33975_08  ZVNL120A  2SD1351  65239-005LF_  XR21V1412  7MBR35SB120-01  SK3699-01MR  GL852G  ESAD83-004K  D83-004  IRF510S  AD7892ANZ-1  7MBR10VKA060-50  XR21V1412IL-0B-EB  NA12W-K  MPC18730EP  M57184N-715B  IRF510  GZF10C  ESAD83-004R  CA4800C  7MBP150RA060  0204-125  RY5W-K  PDMB400B12C  MTP4N10  TDA2030A 

HOME




Language : 한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home ][ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]