Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site

V62C5181024

   Datasheet
Match, Like V62C5181024 V62C5181024L
Start with V62C5181024-* V62C5181024L*
End N/A
Included N/A

V62C5181024 [128K X 8 STATIC RAM ]

other parts : V62C5181024L  V62C5181024-1  V62C5181024LL  V62C5181024L-45P  V62C5181024L-45F  V62C5181024L-35P  V62C5181024L-35W  V62C5181024L-35V  V62C5181024L-35F  V62C5181024L-45T 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
V62C5181024L [128K X 8 STATIC RAM ]

other parts : V62C5181024  V62C5181024-1  V62C5181024LL  V62C5181024L-45P  V62C5181024L-45F  V62C5181024L-35P  V62C5181024L-35W  V62C5181024L-35V  V62C5181024L-35F  V62C5181024L-45T 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
V62C5181024-1 [128K X 8 STATIC RAM ]

other parts : V62C5181024  V62C5181024L  V62C5181024LL  V62C5181024L-45P  V62C5181024L-45F  V62C5181024L-35P  V62C5181024L-35W  V62C5181024L-35V  V62C5181024L-35F  V62C5181024L-45T 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
V62C5181024LL [128K X 8 STATIC RAM ]

other parts : V62C5181024  V62C5181024L  V62C5181024-1  V62C5181024L-35T  V62C5181024L-45F  V62C5181024L-35W  V62C5181024L-35P  V62C5181024L-45P  V62C5181024L-35V  V62C5181024L-35F 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
V62C5181024L-35F [128K X 8 STATIC RAM ]

other parts : V62C5181024  V62C5181024L  V62C5181024-1  V62C5181024LL  V62C5181024L-45P  V62C5181024L-45F  V62C5181024L-35P  V62C5181024L-35W  V62C5181024L-35V  V62C5181024L-45T 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
V62C5181024L-35P [128K X 8 STATIC RAM ]

other parts : V62C5181024  V62C5181024L  V62C5181024-1  V62C5181024LL  V62C5181024L-45F  V62C5181024L-35T  V62C5181024L-35W  V62C5181024L-45T  V62C5181024L-35V  V62C5181024L-45P 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
V62C5181024L-35T [128K X 8 STATIC RAM ]

other parts : V62C5181024  V62C5181024L  V62C5181024LL  V62C5181024-1  V62C5181024L-35V  V62C5181024L-35P  V62C5181024L-35W  V62C5181024L-45F  V62C5181024L-45P  V62C5181024L-45T 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
V62C5181024L-35V [128K X 8 STATIC RAM ]

other parts : V62C5181024  V62C5181024L  V62C5181024LL  V62C5181024-1  V62C5181024L-35W  V62C5181024L-35P  V62C5181024L-45F  V62C5181024L-45P  V62C5181024L-35T  V62C5181024L-45T 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
V62C5181024L-35W [128K X 8 STATIC RAM ]

other parts : V62C5181024  V62C5181024L  V62C5181024LL  V62C5181024-1  V62C5181024L-35V  V62C5181024L-35P  V62C5181024L-45F  V62C5181024L-45P  V62C5181024L-35T  V62C5181024L-45T 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
V62C5181024L-45F [128K X 8 STATIC RAM ]

other parts : V62C5181024  V62C5181024L  V62C5181024LL  V62C5181024-1  V62C5181024L-35V  V62C5181024L-35P  V62C5181024L-35W  V62C5181024L-45P  V62C5181024L-35T  V62C5181024L-45T 

Mosel-Vitelic
Mosel Vitelic Corporation

Description
The V62C5181024 is a 1,048,576-bit random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELICs high performance CMOS process. Inputs and tree-state outputs are TTL compatible and allow for circuit interfacing with common system bus structures.

Features
■ High-speed: 35, 45, 55, 70 ns
■ Ultra low DC operating current of 20mA (max.)
   TTL Standby: 4mA (Max.)
   CMOS Standby: 60μA (Max.)
■ Fully static operation
■ All inputs and outputs directly compatible
■ Three state outputs
■ Ultra low datat retention current(VCC = 2V)
■ Single 5V ± 10% Power Supply

View
1 2 3 4 5 6 7 8 9 10 Next


HOME


Key Word

System  Voltage  Analog  Audio  Axial  Battery  Bipolar  Bridge  Camera  Chip  Clock  Color  Connector  Control  Controller  Converter  Counter  Crystal  Decoder  Digital 

Share Link : 
Language : 한국어    日本語    русский    简体中文    español
@ 2015 - 2018  [ Home ][ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]