Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site


24C128B

  

Datasheet

Match, Like N/A
Start with N/A
End *T24C128B *S24C128B *E24C128B
Included *24C128B-* *24C128BD* *24C128BF* *24C128BN* *24C128BT* *24C128BU* *24C128BY*
View Details    
AT24C128B_2007 [Two-wire Serial EEPROM ]

other parts : AT24C128B-PU_2007  AT24C128BN-SH-B_2007  AT24C128BN-SH-T_2007  AT24C128B-TH-B_2007  AT24C128B-TH-T_2007  AT24C128BY6-YH-T_2007  AT24C128BY7-YH-T_2007  AT24C128BU2-UU-T_2007  AT24C128B-W11_2007 

Atmel
Atmel Corporation

Description
The AT24C128B provides 131,072 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 16,384 words of 8 bits each. The device’s cascadable feature allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 packages. In addition, the entire family is available in a 1.8V (5.5V to 3.6V) version.

Features
• Low-voltage and Standard-voltage Operation
   – 1.8 (VCC = 1.8V to 3.6V)
• Internally Organized as 16,384 x 8
• Two-wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bidirectional Data Transfer Protocol
• 1 MHz (3.6V, 2.5V), and 400 kHz (1.8V) Compatibility
• Write Protect Pin for Hardware and Software Data Protection
• 64-byte Page Write Mode (Partial Page Writes Allowed)
• Self-timed Write Cycle (5 ms Max)
• High Reliability
   – Endurance: One Million Write Cycles
   – Data Retention: 40 Years
• Lead-free/Halogen-free Devices Available
• 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Thin
   Small Array Package (SAP), 8-lead TSSOP, and 8-ball dBGA2TM Packages
• Die Sales: Wafer Form, Waffle Pack and Bumped Wafers

View
AT24C128B [Two-wire Serial EEPROM ]

other parts : AT24C128B-PU  AT24C128BN-SH-B  AT24C128BN-SH-T  AT24C128B-TH-B  AT24C128B-TH-T  AT24C128BY6-YH-T  AT24C128BD3-DH-T  AT24C128BU2-UU-T  AT24C128B-W-11 

Atmel
Atmel Corporation

Description
The AT24C128B provides 131,072 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 16,384 words of 8 bits each. The device’s cascadable feature allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 packages. In addition, the entire family is available in a 1.8V (5.5V to 3.6V) version.

Features
• Low-voltage and Standard-voltage Operation
   – 1.8 (VCC = 1.8V to 5.5V)
• Internally Organized as 16,384 x 8
• Two-wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bidirectional Data Transfer Protocol
• 1 MHz (5.5V, 2.5V), and 400 kHz (1.8V) Compatibility
• Write Protect Pin for Hardware and Software Data Protection
• 64-byte Page Write Mode (Partial Page Writes Allowed)
• Self-timed Write Cycle (5 ms Max)
• High Reliability
   – Endurance: One Million Write Cycles
   – Data Retention: 40 Years
• Lead-free/Halogen-free
• 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead
   Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 Packages
• Die Sales: Wafer Form, Tape and Reel and Bumped Wafers

View
IS24C128B [65/536-bit/32/768-bit 2-WIRE SERIAL CMOS EEPROM ]

other parts : IS24C128B-2GLI-TR  IS24C128B-2ZLI-TR 

ISSI
Integrated Silicon Solution

DESCRIPTION
The IS24C128B is an electrically erasable PROM device that uses the standard 2-wire interface for communications. The IS24C128B is 128K-bit (16Kx8). These EEPROM are offered in a wide operating voltage range of 1.8V to 5.5V to be compatible with most application voltages. ISSI designed the IS24C128B to be an effcient 2-wire EEPROM solution. The devices are offered in lead free, RoHS, halogen free or Green. The available package types are 8-pin SOIC (JEDEC) and TSSOP.

FEATURES
•  Two-Wire Serial Interface, I2CTM compatible
– Bi-directional data transfer protocol
•  Wide Voltage Operation
– Vcc = 1.8V to 5.5V
•   400 KHz (1.8V) and 1 MHz (5.0V) compatibility
•   128K-bit memory
•  Low Power CMOS Technology
– Active Current less than 3 mA (1.8V)
– Standby Current less than 15 µA (1.8V)
•  Hardware Data Protection
– Write Protect Pin
•  Sequential Read Feature
•  Filtered Inputs for Noise Suppression
•  Self time write cycle with auto clear
– 5 ms @ 1.8V
•   Memory Organization:
–16Kx8 (256 pages of 64 bytes)
•  64-Byte Page Write Buffer
•  High Reliability
– Endurance: 1,000,000 Cycles
– Data Retention: 40 Years
•  Industrial temperature range
•  Packages: SOIC/SOP (JEDEC) and TSSOP

View
ACE24C128B [Two-wire Serial EEPROM ]

other parts : ACE24C128BDP-TH  ACE24C128BDP-UH  ACE24C128BFM-TH  ACE24C128BFM-UH  ACE24C128BTM-TH  ACE24C128BTM-UH  ACE24C256B  ACE24C256BDP-TH  ACE24C256BDP-UH  ACE24C256BFM-TH 

ACE
ACE Technology Co., LTD.

Features
● Wide Voltage Operation
   - VCC = 1.7V to 5.5V
● Operating Ambient Temperature: -40℃ to +85℃
● Internally Organized:
   - ACE24C128B, 16,384 * 8 (128K bits)
   - ACE24C256B, 32,768 * 8 (256K bits)
   - ACE24C512B, 65,536 * 8 (512K bits)
● Two-wire Serial Interface
● Schmitt Trigger, Filtered Inputs for Noise Suppression
● Bidirectional Data Transfer Protocol
● 1 MHz (5V), 400 KHz (1.7V, 2.5V, 2.7V) Compatibility
● Write Protect Pin for Hardware Data Protection
● 64-byte Page (128K, 256K), 128-byte (512K) Write Modes
● Partial Page Writes Allowed
● Self-timed Write Cycle (5 ms max)
● High-reliability
   - Endurance: 1 Million Write Cycles
   - Data Retention: 100 Years

 

View
IS24C128B-2GLI-TR [65/536-bit/32/768-bit 2-WIRE SERIAL CMOS EEPROM ]

other parts : IS24C128B  IS24C128B-2ZLI-TR 

ISSI
Integrated Silicon Solution

DESCRIPTION
The IS24C128B is an electrically erasable PROM device that uses the standard 2-wire interface for communications. The IS24C128B is 128K-bit (16Kx8). These EEPROM are offered in a wide operating voltage range of 1.8V to 5.5V to be compatible with most application voltages. ISSI designed the IS24C128B to be an effcient 2-wire EEPROM solution. The devices are offered in lead free, RoHS, halogen free or Green. The available package types are 8-pin SOIC (JEDEC) and TSSOP.

FEATURES
•  Two-Wire Serial Interface, I2CTM compatible
– Bi-directional data transfer protocol
•  Wide Voltage Operation
– Vcc = 1.8V to 5.5V
•   400 KHz (1.8V) and 1 MHz (5.0V) compatibility
•   128K-bit memory
•  Low Power CMOS Technology
– Active Current less than 3 mA (1.8V)
– Standby Current less than 15 µA (1.8V)
•  Hardware Data Protection
– Write Protect Pin
•  Sequential Read Feature
•  Filtered Inputs for Noise Suppression
•  Self time write cycle with auto clear
– 5 ms @ 1.8V
•   Memory Organization:
–16Kx8 (256 pages of 64 bytes)
•  64-Byte Page Write Buffer
•  High Reliability
– Endurance: 1,000,000 Cycles
– Data Retention: 40 Years
•  Industrial temperature range
•  Packages: SOIC/SOP (JEDEC) and TSSOP

View
IS24C128B-2ZLI-TR [65/536-bit/32/768-bit 2-WIRE SERIAL CMOS EEPROM ]

other parts : IS24C128B  IS24C128B-2GLI-TR 

ISSI
Integrated Silicon Solution

DESCRIPTION
The IS24C128B is an electrically erasable PROM device that uses the standard 2-wire interface for communications. The IS24C128B is 128K-bit (16Kx8). These EEPROM are offered in a wide operating voltage range of 1.8V to 5.5V to be compatible with most application voltages. ISSI designed the IS24C128B to be an effcient 2-wire EEPROM solution. The devices are offered in lead free, RoHS, halogen free or Green. The available package types are 8-pin SOIC (JEDEC) and TSSOP.

FEATURES
•  Two-Wire Serial Interface, I2CTM compatible
– Bi-directional data transfer protocol
•  Wide Voltage Operation
– Vcc = 1.8V to 5.5V
•   400 KHz (1.8V) and 1 MHz (5.0V) compatibility
•   128K-bit memory
•  Low Power CMOS Technology
– Active Current less than 3 mA (1.8V)
– Standby Current less than 15 µA (1.8V)
•  Hardware Data Protection
– Write Protect Pin
•  Sequential Read Feature
•  Filtered Inputs for Noise Suppression
•  Self time write cycle with auto clear
– 5 ms @ 1.8V
•   Memory Organization:
–16Kx8 (256 pages of 64 bytes)
•  64-Byte Page Write Buffer
•  High Reliability
– Endurance: 1,000,000 Cycles
– Data Retention: 40 Years
•  Industrial temperature range
•  Packages: SOIC/SOP (JEDEC) and TSSOP

View
AT24C128B-PU_2007 [Two-wire Serial EEPROM ]

other parts : AT24C128B_2007  AT24C128BN-SH-B_2007  AT24C128BN-SH-T_2007  AT24C128B-TH-B_2007  AT24C128B-TH-T_2007  AT24C128BY6-YH-T_2007  AT24C128BY7-YH-T_2007  AT24C128BU2-UU-T_2007  AT24C128B-W11_2007 

Atmel
Atmel Corporation

Description
The AT24C128B provides 131,072 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 16,384 words of 8 bits each. The device’s cascadable feature allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 packages. In addition, the entire family is available in a 1.8V (5.5V to 3.6V) version.

Features
• Low-voltage and Standard-voltage Operation
   – 1.8 (VCC = 1.8V to 3.6V)
• Internally Organized as 16,384 x 8
• Two-wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bidirectional Data Transfer Protocol
• 1 MHz (3.6V, 2.5V), and 400 kHz (1.8V) Compatibility
• Write Protect Pin for Hardware and Software Data Protection
• 64-byte Page Write Mode (Partial Page Writes Allowed)
• Self-timed Write Cycle (5 ms Max)
• High Reliability
   – Endurance: One Million Write Cycles
   – Data Retention: 40 Years
• Lead-free/Halogen-free Devices Available
• 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Thin
   Small Array Package (SAP), 8-lead TSSOP, and 8-ball dBGA2TM Packages
• Die Sales: Wafer Form, Waffle Pack and Bumped Wafers

View
AT24C128B-PU [Two-wire Serial EEPROM ]

other parts : AT24C128B  AT24C128BN-SH-B  AT24C128BN-SH-T  AT24C128B-TH-B  AT24C128B-TH-T  AT24C128BY6-YH-T  AT24C128BD3-DH-T  AT24C128BU2-UU-T  AT24C128B-W-11 

Atmel
Atmel Corporation

Description
The AT24C128B provides 131,072 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 16,384 words of 8 bits each. The device’s cascadable feature allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 packages. In addition, the entire family is available in a 1.8V (5.5V to 3.6V) version.

Features
• Low-voltage and Standard-voltage Operation
   – 1.8 (VCC = 1.8V to 5.5V)
• Internally Organized as 16,384 x 8
• Two-wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bidirectional Data Transfer Protocol
• 1 MHz (5.5V, 2.5V), and 400 kHz (1.8V) Compatibility
• Write Protect Pin for Hardware and Software Data Protection
• 64-byte Page Write Mode (Partial Page Writes Allowed)
• Self-timed Write Cycle (5 ms Max)
• High Reliability
   – Endurance: One Million Write Cycles
   – Data Retention: 40 Years
• Lead-free/Halogen-free
• 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead
   Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 Packages
• Die Sales: Wafer Form, Tape and Reel and Bumped Wafers

View
AT24C128B-TH-B_2007 [Two-wire Serial EEPROM ]

other parts : AT24C128B_2007  AT24C128B-PU_2007  AT24C128BN-SH-B_2007  AT24C128BN-SH-T_2007  AT24C128B-TH-T_2007  AT24C128BY6-YH-T_2007  AT24C128BY7-YH-T_2007  AT24C128BU2-UU-T_2007  AT24C128B-W11_2007 

Atmel
Atmel Corporation

Description
The AT24C128B provides 131,072 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 16,384 words of 8 bits each. The device’s cascadable feature allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 packages. In addition, the entire family is available in a 1.8V (5.5V to 3.6V) version.

Features
• Low-voltage and Standard-voltage Operation
   – 1.8 (VCC = 1.8V to 3.6V)
• Internally Organized as 16,384 x 8
• Two-wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bidirectional Data Transfer Protocol
• 1 MHz (3.6V, 2.5V), and 400 kHz (1.8V) Compatibility
• Write Protect Pin for Hardware and Software Data Protection
• 64-byte Page Write Mode (Partial Page Writes Allowed)
• Self-timed Write Cycle (5 ms Max)
• High Reliability
   – Endurance: One Million Write Cycles
   – Data Retention: 40 Years
• Lead-free/Halogen-free Devices Available
• 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Thin
   Small Array Package (SAP), 8-lead TSSOP, and 8-ball dBGA2TM Packages
• Die Sales: Wafer Form, Waffle Pack and Bumped Wafers

View
AT24C128B-TH-B [Two-wire Serial EEPROM ]

other parts : AT24C128B  AT24C128B-PU  AT24C128BN-SH-B  AT24C128BN-SH-T  AT24C128B-TH-T  AT24C128BY6-YH-T  AT24C128BD3-DH-T  AT24C128BU2-UU-T  AT24C128B-W-11 

Atmel
Atmel Corporation

Description
The AT24C128B provides 131,072 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 16,384 words of 8 bits each. The device’s cascadable feature allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 packages. In addition, the entire family is available in a 1.8V (5.5V to 3.6V) version.

Features
• Low-voltage and Standard-voltage Operation
   – 1.8 (VCC = 1.8V to 5.5V)
• Internally Organized as 16,384 x 8
• Two-wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bidirectional Data Transfer Protocol
• 1 MHz (5.5V, 2.5V), and 400 kHz (1.8V) Compatibility
• Write Protect Pin for Hardware and Software Data Protection
• 64-byte Page Write Mode (Partial Page Writes Allowed)
• Self-timed Write Cycle (5 ms Max)
• High Reliability
   – Endurance: One Million Write Cycles
   – Data Retention: 40 Years
• Lead-free/Halogen-free
• 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead
   Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 Packages
• Die Sales: Wafer Form, Tape and Reel and Bumped Wafers

View
1 2 3
Share Link : 

HOME




Language : 한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home ][ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]