Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site


CS63

  

Datasheet

Match, Like CS60
Start with CS6-* CS60* CS61* CS62* CS63* CS64* CS66*
End *8CS6 *1CS6 *2CS6 *RCS6 *WCS6 *9CS6 *3CS6 *5CS6 *0CS6 *6CS6 *VCS6 *4CS6 *FCS6 *DCS6 *ACS6 *BCS6 *TCS6 *ICS6 *LCS6 *PCS6 *JCS6 *7CS6 *NCS6 *-CS6
Included *CS6-* *CS6/* *CS61* *CS62* *CS64* *CS66* *CS67* *CS68* *CS6A* *CS6D* *CS6G* *CS6P* *CS6T* *CS6V*
View Details    
M95512-RCS6 [512 Kbit serial SPI bus EEPROM with high-speed clock ]

other parts : M95512-DR  M95512-DRCS3  M95512-DRCS3/AB  M95512-DRCS3/K  M95512-DRCS3G  M95512-DRCS3G/AB  M95512-DRCS3G/K  M95512-DRCS3P  M95512-DRCS3P/AB  M95512-DRCS3P/K 

ST-Microelectronics
STMicroelectronics

Description
The M95512-W, M95512-R and M95512-DR are electrically erasable programmable memory (EEPROM) devices accessed by a high-speed SPI-compatible bus. In the rest of the document these devices are referred to as M95512, unless otherwise specified. The M95512-DR also offers an additional page, named the Identification Page (128 bytes) which can be written and (later) permanently locked in Read-only mode. This Identification Page offers flexibility in the application board production line, as it can be used to store unique identification parameters and/or parameters specific to the production line.

Features
■ Compatible with the Serial Peripheral Interface (SPI) bus
■ Memory array
– 512 Kb (64 Kbytes) of EEPROM
– Page size: 128 bytes
■ Additional Write lockable Page (Identification page)
■ Write
– Byte Write within 5 ms
– Page Write within 5 ms
■ Write Protect: quarter, half or whole memory array
■ High-speed clock frequency (20 MHz)
■ Single supply voltage: 1.8 V to 5.5 V
■ More than 1 Million Write cycles
■ More than 40-year data retention
■ Enhanced ESD Protection
■ Packages
– ECOPACK2® (RoHS compliant and Halogen-free)

View
ICS601G-21T [LOW PHASE NOISE CLOCK MULTIPLIER ]

other parts : ICS601G-21 

ICST
Integrated Circuit Systems

Description
The ICS601-21 is a low-cost, low phase noise, high performance clock synthesizer for applications which require low phase noise and low jitter. It is ICS’ lowest phase noise multiplier. Using ICS’ patented analog and digital Phase Locked Loop (PLL) techniques, the chip accepts a 10 - 27 MHz crystal or clock input, and produces output clocks up to 220 MHz at 3.3 V.
This product is intended for clock generation. It has low output jitter (variation in the output period), but input to output skew and jitter are not defined nor guaranteed.

Features
• Fully integrated PLL, no external loop filter required
• Differential 3.3 V LVPECL outputs
• Uses fundamental 10 - 27 MHz crystal or clock
• Output clocks up to 220 MHz at 3.3 V
• Low phase noise: -122 dBc/Hz at 10 kHz
• Low jitter - 15 ps one sigma typ.
• Powerdown mode lowers power consumption
• Packaged in 16-pin TSSOP
• Advanced, low power, sub-micron CMOS process
• Operating voltage of 3.3 V
• Commercial temperature range available

View
24LCS62/OT [1K/2K Software Addressable I2C™ Serial EEPROM ]

other parts : 24LCS61  24LCS61T/P  24LCS61T/OT  24LCS62/P  24LCS62/SN  24LCS62/ST  24LCS62T/P  24LCS62T/SN  24LCS62T/ST  24LCS62T/OT 

Microchip
Microchip Technology

Description
The Microchip Technology Inc. 24LCS61/62 is a 1K/2K bit Serial EEPROM developed for applications that require many devices on the same bus but do not have the I/O pins required to address each one individually. These devices contain an 8 bit address register that is set upon power-up and allows the connection of up to 255 devices on the same bus. When the process of assigning ID values to each device is in progress, the device will automatically handle bus arbitration if more than one device is operating on the bus. In addition, an external open drain output pin is available that can be used to enable other circuitry associated with each individual system. Low current design permits operation with typical standby and active currents of only 10 µA and 1 mA respectively. The device has a page write capability for up to 16 bytes of data. The device is available in the standard 8-pin PDIP, SOIC (150 mil), and TSSOP packages.

Features
• Low-power CMOS technology
   - 1 mA active current typical
   - 10 µA standby current typical at 5.5V
• Software addressability allows up to 255 devices on the same bus
• 2-wire serial interface bus, I2C compatible
• Automatic bus arbitration
• Wakes up to control code 0110
• General purpose output pin can be used to enable other circuitry
• 100 kHz and 400 kHz compatibility
• Page write buffer for up to 16 bytes
• 10 ms max write cycle time for byte or page write
• 1,000,000 erase/write cycles
• 8-pin PDIP, SOIC or TSSOP packages
• Temperature ranges supported:
   - Industrial (I): -40°C to +85°C

View
ST93CS66B1013TR [4K (256 X 16) SERIAL MICROWIRE EEPROM ]

other parts : ST93CS66  ST93CS66B3013TR  ST93CS66B6013TR  ST93CS66ML1013TR  ST93CS66ML3013TR  ST93CS66ML6013TR  ST93CS67  ST93CS67B1013TR  ST93CS67B3013TR  ST93CS67B6013TR 

ST-Microelectronics
STMicroelectronics

DESCRIPTION
The ST93CS66 and ST93CS67 are 4K bit Electrically Erasable Programmable Memory (EEPROM)
fabricated with SGS-THOMSON’s High Endurance Single Polysilicon CMOS technology. The memory is accessed through a serial input D and output Q. The 4K bit memory is organized as 256 x 16 bit words.The memory is accessed by a set of instructions which include Read, Write, Page Write, Write All and instructions used to set the memory protection. A Read instruction loads the address of the first word to be read into an internal address pointer.

♦ 1 MILLION ERASE/WRITE CYCLES, with 40 YEARS DATA RETENTION
♦ SELF-TIMED PROGRAMMING CYCLE with AUTO-ERASE
♦ READY/BUSY SIGNAL DURING PROGRAMMING
♦ SINGLE SUPPLY VOLTAGE
– 3V to 5.5V for the ST93CS66
– 2.5V to 5.5V for the ST93CS67
♦ USER DEFINED WRITE PROTECTED AREA
♦ PAGE WRITE MODE (4 WORDS)
♦ SEQUENTIAL READ OPERATION
♦ 5ms TYPICAL PROGRAMMING TIME
♦ ST93CS66 and ST93CS67 are replaced by the M93S66

View
M24128-BWCS6G/K [128-Kbit serial I²C bus EEPROM ]

other parts : 24128  M24128-DWMN6P/K  M24128-DWMN6G/K  M24128-DWMN6TP/K  M24128-DWMN6TG/K  M24128-DWDW6P/K  M24128-DWDW6G/K  M24128-DWDW6TP/K  M24128-DWDW6TG/K  M24128-DWMC6P/K 

ST-Microelectronics
STMicroelectronics

Description
The M24128 is a 128-Kbit I2C-compatible EEPROM (Electrically Erasable PROgrammable Memory) organized as 16 K × 8 bits.
The M24128-BW can operate with a supply voltage from 2.5 V to 5.5 V, the M24128-BR can operate with a supply voltage from 1.8 V to 5.5 V, and the M24128-BF and M24128-DF can operate with a supply voltage from 1.7 V to 5.5 V. All these devices operate with a clock frequency of 1 MHz (or less), over an ambient temperature range of –40 °C / +85 °C. The M24128-D offers an additional page, named the Identification Page (64 byte). The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.

Features
• Compatible with all I2C bus modes:
   – 1 MHz
   – 400 kHz
   – 100 kHz
• Memory array:
   – 128 Kbit (16 Kbyte) of EEPROM
   – Page size: 64 byte
   – Additional Write lockable page (M24128-D order codes)
• Single supply voltage and high speed:
   – 1 MHz clock from 1.7 V to 5.5 V
• Write:
   – Byte Write within 5 ms
   – Page Write within 5 ms
• Operating temperature range:
   – from -40 °C up to +85 °C
• Random and sequential Read modes
• Write protect of the whole memory array
• Enhanced ESD/Latch-Up protection
• More than 4 million Write cycles
• More than 200-years data retention

Packages
• SO8 ECOPACK2®
• TSSOP8 ECOPACK2®
• UFDFPN8 ECOPACK2®
• WLCSP ECOPACK2®
• UFDFPN5 ECOPACK2®
• Unsawn wafer (each die is tested)

View
M24C32FCS6PA [128 Kbit, 64 Kbit and 32 Kbit serial I²C bus EEPROM ]

other parts : M24128-BFCS3G  M24128-BFCS3P  M24C32WMW6T  M24C32WMW5T  M24C32WMW3T  M24C32WMW1T  M24128-BFCS3TG  M24128-BFCS3TP  M24128-BFCS5G  M24128-BFCS5P 

ST-Microelectronics
STMicroelectronics

Description
The M24C32, M24C64 and M24128 devices are I2C-compatible electrically erasable
programmable memories (EEPROM). They are organized as 4096 × 8 bits, 8192 × 8 bits and 16384 × 8 bits, respectively.
I2C uses a two-wire serial interface, comprising a bi-directional data line and a clock line.
The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the
I2C bus definition.


Features
■ Two-wire I2C serial interface supports 400 kHz protocol
■ Single supply voltages (see Table 1 for root part numbers):
– 2.5 V to 5.5 V
– 1.8 V to 5.5 V
– 1.7 V to 5.5 V
■ Write Control input
■ Byte and Page Write
■ Random and Sequential Read modes
■ Self-timed programming cycle
■ Automatic address incrementing
■ Enhanced ESD/latch-up protection
■ More than 1 Million write cycles
■ More than 40-year data retention
■ Packages
– ECOPACK® (RoHS compliant)

View
M95256-CS6TG/A [256 Kbit serial SPI bus EEPROM with high-speed clock ]

other parts : M95256  M95256-CS3G/A  M95256-CS3G/AB  M95256-CS3G/K  M95256-CS3P/A  M95256-CS3P/AB  M95256-CS3P/K  M95256-CS3TG/A  M95256-CS3TG/AB  M95256-CS3TG/K 

ST-Microelectronics
STMicroelectronics

 Description
The M95256, M95256-W, M95256-R and M95256-DR are electrically erasable programmable memory (EEPROM) devices. They are accessed by a high speed SPI compatible bus. Their memory array is organized as 32768 × 8 bits. The M95256-DR also offers an additional page, named the Identification Page (64 bytes) which can be written and (later) permanently locked in Read-only mode. This Identification Page offers flexibility in the application board production line, as the Identification Page can be used to store unique identification parameters and/or parameters specific to the production line.

Features
■ Compatible with the Serial Peripheral Interface (SPI) bus
■ Memory array
– 256 Kb (32 Kbytes) of EEPROM
– Page size: 64 bytes
■ Additional Write lockable Page (Identification page)
■ Write
– Byte Write within 5 ms
– Page Write within 5 ms
■ Write Protect: quarter, half or whole memory array
■ High-speed clock frequency (20 MHz)
■ Single supply voltage: 1.8 V to 5.5 V
■ More than 1 Million Write cycles
■ More than 40-year data retention
■ Enhanced ESD Protection
■ Packages
–ECOPACK2® (RoHS compliant and Halogen-free)

View
M95256-WCS6TP/A [256 Kbit serial SPI bus EEPROM with high-speed clock ]

other parts : M95256  M95256-CS3G/A  M95256-CS3G/AB  M95256-CS3G/K  M95256-CS3P/A  M95256-CS3P/AB  M95256-CS3P/K  M95256-CS3TG/A  M95256-CS3TG/AB  M95256-CS3TG/K 

ST-Microelectronics
STMicroelectronics

 Description
The M95256, M95256-W, M95256-R and M95256-DR are electrically erasable programmable memory (EEPROM) devices. They are accessed by a high speed SPI compatible bus. Their memory array is organized as 32768 × 8 bits. The M95256-DR also offers an additional page, named the Identification Page (64 bytes) which can be written and (later) permanently locked in Read-only mode. This Identification Page offers flexibility in the application board production line, as the Identification Page can be used to store unique identification parameters and/or parameters specific to the production line.

Features
■ Compatible with the Serial Peripheral Interface (SPI) bus
■ Memory array
– 256 Kb (32 Kbytes) of EEPROM
– Page size: 64 bytes
■ Additional Write lockable Page (Identification page)
■ Write
– Byte Write within 5 ms
– Page Write within 5 ms
■ Write Protect: quarter, half or whole memory array
■ High-speed clock frequency (20 MHz)
■ Single supply voltage: 1.8 V to 5.5 V
■ More than 1 Million Write cycles
■ More than 40-year data retention
■ Enhanced ESD Protection
■ Packages
–ECOPACK2® (RoHS compliant and Halogen-free)

View
M95512-WCS6 [512 Kbit serial SPI bus EEPROM with high-speed clock ]

other parts : M95512-DR  M95512-DRCS3  M95512-DRCS3/AB  M95512-DRCS3/K  M95512-DRCS3G  M95512-DRCS3G/AB  M95512-DRCS3G/K  M95512-DRCS3P  M95512-DRCS3P/AB  M95512-DRCS3P/K 

ST-Microelectronics
STMicroelectronics

Description
The M95512-W, M95512-R and M95512-DR are electrically erasable programmable memory (EEPROM) devices accessed by a high-speed SPI-compatible bus. In the rest of the document these devices are referred to as M95512, unless otherwise specified. The M95512-DR also offers an additional page, named the Identification Page (128 bytes) which can be written and (later) permanently locked in Read-only mode. This Identification Page offers flexibility in the application board production line, as it can be used to store unique identification parameters and/or parameters specific to the production line.

Features
■ Compatible with the Serial Peripheral Interface (SPI) bus
■ Memory array
– 512 Kb (64 Kbytes) of EEPROM
– Page size: 128 bytes
■ Additional Write lockable Page (Identification page)
■ Write
– Byte Write within 5 ms
– Page Write within 5 ms
■ Write Protect: quarter, half or whole memory array
■ High-speed clock frequency (20 MHz)
■ Single supply voltage: 1.8 V to 5.5 V
■ More than 1 Million Write cycles
■ More than 40-year data retention
■ Enhanced ESD Protection
■ Packages
– ECOPACK2® (RoHS compliant and Halogen-free)

View
24LCS62/P_1997 [1K/2K Software Addressable I2C™ Serial EEPROM ]

other parts : 24LCS61_1997  24LCS61-/P_1997  24LCS61-/SN_1997  24LCS61-/ST_1997  24LCS61-I/P_1997  24LCS61-I/SN_1997  24LCS61-I/ST_1997  24LCS61T_1997  24LCS61T-/P_1997  24LCS61T-/SN_1997 

Microchip
Microchip Technology

DESCRIPTION
The Microchip Technology Inc. 24LCS61/62 is a 1K/2K bit Serial EEPROM developed for applications that require many devices on the same bus but do not have the I/O pins required to address each one individually. These devices contain an 8 bit address register that is set upon power-up and allows the connection of up to 255 devices on the same bus. When the process of assigning ID values to each device is in progress, the device will automatically handle bus arbitration if more than one device is operating on the bus. In addition, an external open drain output pin is available that can be used to enable other circuitry associated with each individual system. Low current design permits operation with typical standby and active currents of only 10 µA and 1 mA respectively. The device has a page write capability for up to 16 bytes of data. The device is available in the standard 8-pin PDIP, SOIC (150 mil), and TSSOP packages.

FEATURES
• Low power CMOS technology
   - 1 mA active current typical
   - 10 µA standby current typical at 5.5V
• Software addressability allows up to 255 devices
   on the same bus
• 2-wire serial interface bus, I2C compatible
• Automatic bus arbitration
• Wakes up to control code 0110
• General purpose output pin can be used to
   enable other circuitry
• 100 kHz and 400 kHz compatibility
• Page-write buffer for up to 16 bytes
• 10 ms max write cycle time for byte or page write
• 10,000,000 erase/write cycles guaranteed
• 8-pin PDIP, SOIC or TSSOP packages
• Temperature ranges supported:
   - Commercial (C): 0°C to +70°C
   - Industrial (I):  -40°C to +85°C

View
1 2 3 4 5 6 7 8 9 10 Next
Share Link : 

HOME




Language : 한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home ][ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]