Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site

LS37

  

Datasheet

Match, Like LS373 LS374 LS378
Start with LS373* LS374* LS378*
End *4LS37
Included *LS373* *LS374* *LS375* *LS377* *LS378* *LS379* *LS37A* *LS37D* *LS37F* *LS37J* *LS37L* *LS37M* *LS37N* *LS37P* *LS37W*
View Details    
74LS373 [3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops ]

other parts : 74373  74LS37  DM74LS373  DM74LS374  DM74LS374N  DM74LS373NX  DM74LS373WM  DM74LS373CW  DM74LS374CW  DM74LS373SJ 

Fairchild
Fairchild Semiconductor

General Description
These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Features
■ Choice of 8 latches or 8 D-type flip-flops in a single package
■ 3-STATE bus-driving outputs
■ Full parallel-access for loading
■ Buffered control inputs
■ P-N-P inputs reduce D-C loading on data lines

View
SNJ54LS377J [OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE ]

other parts : LS378  54LS378  54LS377  74LS378  74LS379  74LS377  54LS379  SN74LS377  SN54LS377  SN54LS379 

Texas-Instruments
Texas Instruments

View
DM74LS373 [3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops ]

other parts : 74373  74LS37  74LS373  DM74LS374  DM74LS374N  DM74LS373NX  DM74LS373WM  DM74LS373CW  DM74LS374CW  DM74LS373SJ 

Fairchild
Fairchild Semiconductor

General Description
These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Features
■ Choice of 8 latches or 8 D-type flip-flops in a single package
■ 3-STATE bus-driving outputs
■ Full parallel-access for loading
■ Buffered control inputs
■ P-N-P inputs reduce D-C loading on data lines

View
DM74LS374CW [3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops ]

other parts : 74373  74LS37  74LS373  DM74LS373  DM74LS374  DM74LS374N  DM74LS373SJ  DM74LS373WM  DM74LS373CW  DM74LS373NX 

Fairchild
Fairchild Semiconductor

General Description
These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Features
■ Choice of 8 latches or 8 D-type flip-flops in a single package
■ 3-STATE bus-driving outputs
■ Full parallel-access for loading
■ Buffered control inputs
■ P-N-P inputs reduce D-C loading on data lines

View
54LS377LMQB [Octal D Flip-Flop with Common Enable and Clock ]

other parts : 54LS377  DM74LS377  DM74LS377N  54LS377DMQB  54LS377FMQB  DM74LS377WM 

National-Semiconductor
National ->Texas Instruments


View
SN54LS373 [Octal transparent latch with 3-state outputs ]

other parts : SN54LS374  SN74LS373  SN74LS374  SN54LS373J  SN54LS374J  SN74LS373N  SN74LS374N  SN74LS373DW  SN74LS374DW 

Motorola
Motorola => Freescale

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

The SN54 /74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (datachanges asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW,the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE)is LOW. When OEis HIGH the bus output is in
the high impedance state.
TheSN54/74LS374 is a high-speed, low-power Octal D-type Flip-Flop fea turingseparate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54/74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.

• Eight Latches in a Single Package
• 3-State Outputs for Bus Interfacing
• Hysteresis on Latch Enable
• Edge-Triggered D-Type Inputs
• Buffered Positive Edge-Triggered Clock
• Hysteresis on Clock Input to Improve Noise Margin
• Input Clamp Diodes Limit High Speed Termination Effects

View
74ALS374D [Latch/flip–flop ]

other parts : 74ALS373  74ALS374  74ALS373D  74ALS373N  74ALS374N  74ALS373DB  74ALS374DB 

Philips
Philips Electronics

DESCRIPTION
The 74ALS373 is an octal transparent latch coupled to eight 3-State output devices. The two sections of the device are controlled independently by enable (E) and output enable (OE) control gates.
The data on the D inputs is transferred to the latch outputs when the enable (E) input is High. The latch remains transparent to the data input while E is High, and stores the data that is present one setup time before the High-to-Low enable transition.
The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

FEATURES
• 8-bit transparent latch – 74ALS373
• 8-bit positive edge triggered register – 74ALS374
• 3-State output buffers
• Common 3-State output register
• Independent register and 3-State buffer operation

 

View
SN74LS377N [OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE ]

other parts : 54LS377  74LS379  74LS378  74LS377  54LS379  54LS378  SN54LS377  SN74LS377  SN54LS378  SN54LS379 

Motorola
Motorola => Freescale

The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable.
This device is similar to the SN54/74LS174, but with common Enable rather than common Master Reset. The SN54/74LS379 is a 4-Bit Register with buffered common Enable.
This device is similar to the SN54/74LS175 but features the common Enable rather then common Master Reset.
• 8-Bit High Speed Parallel Registers
• Positive Edge-Triggered D-Type Flip Flops
• Fully Buffered Common Clock and Enable Inputs
• True and Complement Outputs
• Input Clamp Diodes Limit High Speed Termination Effects

View
SN74LS373 [Octal transparent latch with 3-state outputs ]

other parts : SN54LS373  SN54LS374  SN74LS374  SN54LS373J  SN54LS374J  SN74LS373N  SN74LS374N  SN74LS373DW  SN74LS374DW 

Motorola
Motorola => Freescale

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

The SN54 /74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (datachanges asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW,the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE)is LOW. When OEis HIGH the bus output is in
the high impedance state.
TheSN54/74LS374 is a high-speed, low-power Octal D-type Flip-Flop fea turingseparate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54/74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.

• Eight Latches in a Single Package
• 3-State Outputs for Bus Interfacing
• Hysteresis on Latch Enable
• Edge-Triggered D-Type Inputs
• Buffered Positive Edge-Triggered Clock
• Hysteresis on Clock Input to Improve Noise Margin
• Input Clamp Diodes Limit High Speed Termination Effects

View
DM74LS377N [Octal D Flip-Flop with Common Enable and Clock ]

other parts : 54LS377  DM74LS377  54LS377DMQB  54LS377FMQB  54LS377LMQB  DM74LS377WM 

National-Semiconductor
National ->Texas Instruments


View
1
Share Link : 

HOME




Language : 한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home ][ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]