Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site

A2V64S40 Datasheet

Part NameA2V64S40 ETC1
Description64M Single Data Rate Synchronous DRAM
A2V64S40 image


General Description
The A2V64S40CTP is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

• 3.3V power supply
• LVTTL compatible with multiplexed address
• Four banks operation
• MRS cycle with address key programs
   - CAS latency (2 & 3)
   - Burst length (1, 2, 4, 8 & Full page)
   - Burst type (Sequential & Interleave)
• All inputs are sampled at the positive going
   edge of the system clock
• Auto & self refresh
• 64ms refresh period (4K cycle)
• Burst read single write operation
• LDQM & UDQM for masking


HOME 'A2V64S40' Search

Key Word

System  Voltage  Analog  Audio  Axial  Battery  Bipolar  Bridge  Camera  Chip  Clock  Color  Connector  Control  Controller  Converter  Counter  Crystal  Decoder  Digital 

Share Link : 

Language : 한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]