Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site

NB3N502DR2G Даташит

Номер в каталогеNB3N502DR2G ON-Semiconductor
ON Semiconductor ON-Semiconductor
Компоненты Описание14 MHz to 190 MHz PLL Clock Multiplier
PDF DOWNLOAD     


NB3N502 image

Description
The NB3N502 is a clock multiplier device that generates a low jitter, TTL/CMOS level output clock which is a precise multiple of the external input reference clock signal source. The device is a cost efficient replacement for the crystal oscillators commonly used in electronic systems. It accepts a standard fundamental mode crystal or an external reference clock signal. Phase−Locked−Loop (PLL) design techniques are used to produce an output clock up to 190 MHz with a 50% duty cycle. The NB3N502 can be programmed via two select inputs (S0, S1) to provide an output clock (CLKOUT) at one of six different multiples of the input frequency source, and at the same time output the input aligned reference clock signal (REF).

Features
• Clock Output Frequency up to 190 MHz
• Operating Range: VDD = 3 V to 5.5 V
• Low Jitter Output of 15 ps One Sigma (rms)
• Zero ppm Clock Multiplication Error
• 45% − 55% Duty Cycle
• 25 mA TTL−level Drive Outputs
• Crystal Reference Input Range of 5 − 27 MHz
• Input Clock Frequency Range of 2 − 50 MHz
• Available in 8−pin SOIC Package or in Die Form
• Full Industrial Temperature Range −40°C to 85°C
• This is a Pb−Free Device

Page Links : 1  2  3  4  5 
Share Link : 

HOME 'NB3N502DR2G' Search


Language : English   한국어     日本語     简体中文     español
@ 2015 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]