The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 50MHz, 21 bits of TTL data are transmitted at a rate of 350 Mbps per LVDS data channel. Using a 50 MHz clock, the data throughput is 1.05 Gbit/s (132 Mbytes/sec).
The UT54LVDS218 Deserializer allows the use of wide, high speed TTL interfaces while reducing overall EMI and cable size.
All pins have Cold Spare buffers. These buffers will be high impedance when VDD is tied to VSS.
❐ 15 to 50MHz shift clock support
❐ 50% duty cycle on receiver output clock
❐ Low power consumption
❐ Cold sparing all pins
❐ +1V common mode range (around +1.2V)
❐ Narrow bus reduces cable size and cost
❐ Up to 1.05 Gbps throughput
❐ Up to 132 Megabytes/sec bandwidth
❐ 325 mV (typ) swing LVDS devices for low EMI
❐ PLL requires no external components
❐ Rising edge strobe
❐ Radiation-hardened design; total dose irradiation testing to MIL-STD-883 Method 1019
- Total-dose: 300 krad(Si) and 1 Mrad(Si)
- Latchup immune (LET > 100 MeV-cm2/mg)
❐ Packaging options:
- 48-lead flatpack
❐ Standard Microcircuit Drawing 5962-01535
- QML Q and V compliant part
❐ Compatible with TIA/EIA-644 LVDS standard