ST7PLIT115BF1M3 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST7PLIT115BF1M3

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI

STMicroelectronics 

ST7LITE1xB

ANALOG COMPARATOR (Cont’d)

11.6.4 Register Description

Internal Voltage Reference Register (VREFCR)

Read/Write

Reset Value : 0000 0000 (00h)

7

0

VCEXT VCBGR VR3 VR2 VR1 VR0 0

0

Bit 7 = VCEXT External Voltage Reference for

Comparator

This bit is set or cleared by software. It is used to

connect the external reference voltage to the VN

comparator input.

0: External reference voltage not connected to VN

1: External reference voltage connected to VN

Bit 6 = VCBGR Bandgap Voltage for Comparator

This bit is set or cleared by software. It is used to

connect the bandgap voltage of 1.2V to the VN

comparator input.

0: Bandgap voltage not connected to VN

1: Bandgap voltage connected to VN

Bits 5:2 = VR[3:0] Programmable Internal Voltage

Reference Range Selection

These bits are set or cleared by software. They are

used to select one of 16 different voltages availa-

ble from the internal voltage reference module and

connect it to comparator input VN.

Refer to Table 20.

Table 20. Voltage Reference Programming

VCEXT VCBGR VR3 VR2 VR1 VR0

bit

bit bit bit bit bit

1

x

xxxx

0

1

xxxx

0

0

1111

0

0

1110

0

0

1101

0

0

1100

0

0

1011

0

0

1010

0

0

1001

0

0

1000

0

0

0111

0

0

0110

VN Voltage

VEXT

1.2 bandgap

3.2V

3V

2.8V

2.6V

2.4V

2.2V

2V

1.8V

1.6V

1.4V

VCEXT VCBGR VR3 VR2 VR1 VR0

bit

bit bit bit bit bit

0

0

0101

0

0

0100

0

0

0011

0

0

0010

0

0

0001

0

0

0000

VN Voltage

1.2V

1V

0.8V

0.6V

0.4V

0.2V

Bits 1:0 = Reserved, Must be kept cleared.

Comparator Control Register (CMPCR)

Read/Write

Reset Value : 1000 0000 (80h)

7

0

CHY-

ST

0

CINV CMPIF CMPIE CMP COUT CMPON

Bit 7= CHYST Comparator Hysteresis Enable

This bit is set or cleared by software and set by

hardware reset. When this bit is set, the compara-

tor hysteresis is enabled.

0: Hysteresis disabled

1: Hysteresis enabled

Note: To avoid spurious toggling of the output of

the comparator due to noise on the voltage refer-

ence, it is recommended to enable the hysteresis.

Bit 6 = Reserved, Must be kept cleared

Bit 5 = CINV Comparator Output Inversion Select

This bit is set or cleared by software and cleared

by hardware reset. When this bit is set, the compa-

rator output is inverted.

If interrupt enable bit CMPIE is set in the CMPCR

register, the CINV bit is also used to select which

type of level transition on the comparator output

will generate the interrupt. When this bit is reset,

interrupt will be generated at the rising edge of the

comparator output change (COMP signal, refer to

Figure 62 on page 101). When this bit is set, inter-

rupt will be generated at the falling edge of compa-

rator output change (COMP signal, refer to Figure

62 on page 101).

0: Comparator output not inverted and interrupt

generated at the rising edge of COMP

1: Comparator output inverted and interrupt gener-

ated at the falling edge of COMP

102/159

Share Link: