ST7PLIT110BF0M3 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST7PLIT110BF0M3

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI

STMicroelectronics 

ST7LITE1xB

–

The x8 PLL is intended

the 3.3V to 5.5V range

for

1)

operation

with

VDD

in

Refer to Section 15.1 for the option byte descrip-

tion.

If the PLL is disabled and the RC oscillator is ena-

bled, then fOSC = 1MHz.

If both the RC oscillator and the PLL are disabled,

fOSC is driven by the external clock.

Figure 13. PLL Output Frequency Timing

Diagram

LOCKED bit set

4/8 x

input

freq.

tSTAB

When the PLL output signal reaches the operating

frequency, the LOCKED bit in the SICSCR register

is set. Full PLL accuracy (ACCPLL) is reached after

a stabilization time of tSTAB (see Figure 13 and

13.3.5 Internal RC Oscillator and PLL)

Refer to section 7.6.4 on page 35 for a description

of the LOCKED bit in the SICSR register.

Note 1:

It is possible to obtain fOSC = 4MHz in the 3.3V to

5.5V range with internal RC and PLL enabled by

selecting 1MHz RC and x8 PLL and setting the

PLLdiv2 bit in the PLLTST register (see section

7.6.4 on page 35).

tLOCK

tSTARTUP

t

When the PLL is started, after reset or wake up

from Halt mode or AWUFH mode, it outputs the

clock after a delay of tSTARTUP.

24/159

1

Share Link: