I2C bus interface description
6
I2C bus interface description
TDA7460ND
6.1
Interface protocol
The interface protocol comprises:
● a start condition (S)
● a chip address byte (the LSB bit determines read / write transmission)
● a subaddress byte
● a sequence of data (N-bytes + acknowledge)
● a stop condition (P)
) Figure 30. Interface protocol diagram
t(s CHIP ADDRESS
SUBADDRESS
DATA 1 to DATA n
uc MSB
LSB
MSB
LSB
MSB
d S 1 0 0 0 1 1 0 R/W ACK X AZ T I A3 A2 A1 A0 ACK
ro D97AU627
DATA
LSB
ACK P
te P S = Start;
le ACK = Acknowledge;
o AZ = AutoZero-Remain;
bs T = Testing;
O I = Auto increment;
) - P = Stop;
t(s Max clock speed is 500 kbits/s.
c The transmitted data is automatically updated after each ACK.
Obsolete Produ Transmission can be repeated without new chip address.
34/49