DESCRIPTION:
This octal bus transceiver is built using advanced dual metal CMOS technology. The three-state controls are designed to operate this device in a single-byte mode. All inputs are designed with hysteresis for improved noise margin. The ALVCH245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input.
FEATURES:
⢠0.5 MICRON CMOS Technology
⢠Typical tSK(o) (Output Skew) < 250ps
⢠ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
⢠VCC = 3.3V ± 0.3V, Normal Range
⢠VCC = 2.7V to 3.6V, Extended Range
⢠VCC = 2.5V ± 0.2V
⢠CMOS power levels (0.4µ W typ. static)
⢠Rail-to-Rail output swing for increased noise margin
⢠Available in QSOP, SOIC, SSOP, and TSSOP packages
DRIVE FEATURES:
⢠High Output Drivers: ±24mA
⢠Suitable for Heavy Loads
APPLICATIONS:
⢠3.3V high speed systems
⢠3.3V and lower voltage computing systems
|