M48T08-100PC 查看數據表（PDF） - STMicroelectronics
零件编号
产品描述 (功能)
生产厂家
M48T08-100PC Datasheet PDF : 73 Pages
| |||
M48Z02, M48Z12
Table 9. Write Mode AC Characteristics
(TA = 0 to 70°C or –40 to 85°C; VCC = 4.75V to 5.5V or 4.5V to 5.5V)
Symbol
Parameter
tAVAV
tAVWL
tAVEL
tWLWH
tELEH
tWHAX
tEHAX
tDVWH
tDVEH
tWHDX
tEHDX
tWLQZ
tAVWH
tAVEH
tWHQX
Write Cycle Time
Address Valid to Write Enable Low
Address Valid to Chip Enable Low
Write Enable Pulse Width
Chip Enable Low to Chip Enable High
Write Enable High to Address Transition
Chip Enable High to Address Transition
Input Valid to Write Enable High
Input Valid to Chip Enable High
Write Enable High to Input Transition
Chip Enable High to Input Transition
Write Enable Low to Output Hi-Z
Address Valid to Write Enable High
Address Valid to Chip Enable High
Write Enable High to Output Transition
M48Z02 / 12
-120
-150
-200
Unit
Min Max Min Max Min Max
120
150
200
ns
0
0
0
ns
0
0
0
ns
75
90
120
ns
75
90
120
ns
10
10
10
ns
10
10
10
ns
35
40
60
ns
35
40
60
ns
5
5
5
ns
5
5
5
ns
40
50
60
ns
90
120
140
ns
90
120
140
ns
10
10
10
ns
WRITE MODE
The M48Z02,12 is in the Write Mode whenever W
and E are active. The start of a write is referenced
from the latter occurring falling edge of W or E. A
write is terminated by the earlier rising edge of W
or E. The addresses must be held valid throughout
the cycle. E or W must return high for minimum of
tEHAX from Chip Enable or tWHAX from Write Enable
prior to the initiation of another read or write cycle.
Data-in must be valid tDVWH prior to the end of write
and remain valid for tWHDX afterward. G should be
kept high during write cycles to avoid bus conten-
tion; although, if the output bus has been activated
by a low on E and G, a low on W will disable the
outputs tWLQZ after W falls.
7/12
Share Link: 