PIC16LF876AT-I/ML View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC16LF876AT-I/ML

28/40/44-Pin Enhanced Flash Microcontrollers

Microchip Technology 

9.1 SPI Mode

The SPI mode allows 8 bits of data to be synchronously

transmitted and received simultaneously. All four

modes of SPI are supported. To accomplish communi-

cation, typically three pins are used:

• Serial Data Out (SDO)

• Serial Data In (SDI)

• Serial Clock (SCK)

Additionally, a fourth pin may be used when in a Slave

mode of operation:

• Slave Select (SS)

When initializing the SPI, several options need to be

specified. This is done by programming the appropriate

control bits (SSPCON<5:0> and SSPSTAT<7:6>).

These control bits allow the following to be specified:

• Master mode (SCK is the clock output)

• Slave mode (SCK is the clock input)

• Clock Polarity (Idle state of SCK)

• Data input sample phase

(middle or end of data output time)

• Clock edge

(output data on rising/falling edge of SCK)

• Clock Rate (Master mode only)

• Slave Select mode (Slave mode only)

Figure 9-4 shows the block diagram of the MSSP mod-

ule when in SPI mode.

To enable the serial port, MSSP Enable bit, SSPEN

(SSPCON<5>) must be set. To reset or reconfigure SPI

mode, clear bit SSPEN, re-initialize the SSPCON reg-

isters, and then set bit SSPEN. This configures the

SDI, SDO, SCK and SS pins as serial port pins. For the

pins to behave as the serial port function, some must

have their data direction bits (in the TRIS register)

appropriately programmed. That is:

• SDI is automatically controlled by the SPI module

• SDO must have TRISC<5> cleared

• SCK (Master mode) must have TRISC<3>

cleared

• SCK (Slave mode) must have TRISC<3> set

• SS must have TRISA<5> set and register

ADCON1 (see Section 11.0: A/D Module) must be

set in a way that pin RA5 is configured as a digital

I/O

PIC16F87X

Any serial port function that is not desired may be

overridden by programming the corresponding data

direction (TRIS) register to the opposite value.

FIGURE 9-1:

MSSP BLOCK DIAGRAM

(SPI MODE)

Read

Internal

Data Bus

Write

SSPBUF Reg

SDI

SDO

SS

SCK

SSPSR Reg

bit0

Shift

Clock

SS Control

Enable

Edge

Select

2

Clock Select

SSPM3:SSPM0

SMP:CKE 4

2

TMR2 Output

2

Edge

Select

Prescaler TOSC

4, 16, 64

Data to TX/RX in SSPSR

Data Direction bit

 2001 Microchip Technology Inc.

DS30292C-page 69

Share Link: