Figure 30-2. TOSC input capacitance
XMEGA D3
TOSC1
CL1
CL2
Device internal
External
TOSC2
32.768 KHz crystal
The input capacitance between the TOSC pins is CL1 + CL2 in series as seen from the crystal
when oscillating without external capacitors.
Table 30-18. Device wake-up time from sleep
Symbol Parameter
Condition(1)
Int. 32.768 kHz RC
Idle Sleep, Standby and Extended
Standby sleep mode
Int. 2 MHz RC
Ext. 2 MHz Clock
Int. 32 MHz RC
Int. 32.768 kHz RC
Power-save and Power-down Sleep Int. 2 MHz RC
mode
Ext. 2 MHz Clock
Int. 32 MHz RC
Min
Typ(2)
Max Units
130
2
2
0.17
µS
320
10.3
4.5
5.8
Notes: 1. Non-prescaled System Clock source.
2. Time from pin change on external interrupt pin to first available clock cycle. Additional interrupt response time is minimum
5 system clock source cycles.
64
8134I–AVR–12/10