FDC37C932APM View Datasheet(PDF) - SMSC -> Microchip

Part Name

Description

Manufacturer

FDC37C932APM

Plug and Play Compatible Ultra I/O™ Controller with Soft Power Management

SMSC -> Microchip 

TAPE DRIVE REGISTER (TDR)

Address 3F3 READ/WRITE

Table 4 - Tape Select Bits

This register is included for 82077 software

compatability. The robust digital data separator

used in the FDC does not require its

characteristics modified for tape support. The

contents of this register are not used internal to

the device. The TDR is unaffected by a

software reset. Bits 2-7 are tri-stated when

read in this mode.

TAPE SEL1

0

0

1

1

TAPE SEL2

0

1

0

1

DRIVE

SELECTED

None

1

2

3

Table 5 - Internal 2 Drive Decode - Normal

DRIVE SELECT

DIGITAL OUTPUT REGISTER

OUTPUTS (ACTIVE LOW)

Bit 7 Bit 6 Bit 5 Bit 4 Bit1 Bit 0

nDS1

nDS0

MOTOR ON OUTPUTS

(ACTIVE LOW)

nMTR1

nMTR0

X

X

X

1

0

0

1

0

nBIT 5

nBIT 4

X

X

1

X

0

1

0

1

nBIT 5

nBIT 4

X

1

X

X

1

0

1

1

nBIT 5

nBIT 4

1

X

X

X

1

1

1

1

nBIT 5

nBIT 4

0

0

0

0

X

X

1

1

nBIT 5

nBIT 4

Table 6 - Internal 2 Drive Decode - Drives 0 and 1 Swapped

DRIVE SELECT OUTPUTS MOTOR ON OUTPUTS

DIGITAL OUTPUT REGISTER

(ACTIVE LOW)

(ACTIVE LOW)

Bit 7 Bit 6 Bit 5 Bit 4 Bit1 Bit 0 nDS1

nDS0

nMTR1

nMTR0

X

X

X

1

0

0

0

1

nBIT 4

nBIT 5

X

X

1

X

0

1

1

0

nBIT 4

nBIT 5

X

1

X

X

1

0

1

1

nBIT 4

nBIT 5

1

X

X

X

1

1

1

1

nBIT 4

nBIT 5

0

0

0

0

X

X

1

1

nBIT 4

nBIT 5

22

Share Link: