t1
t2
t2
X1K
FIGURE 21A - INPUT CLOCK TIMING
NAME
DESCRIPTION
t1 Clock Cycle Time for 14.318 MHZ
t2 Clock High Time/Low Time for 14.318 MHz
t1 Clock Cycle Time for 32 KHz
t2 Clock High Time/Low Time for 32 KHz
Clock Rise Time/Fall Time (not shown)
MIN TYP
70
35
31.25
16.53
MAX
5
UNITS
ns
ns
µs
µs
ns
t4
RESET
FIGURE 21B - RESET TIMING
NAME
DESCRIPTION
t4 RESET Width (Note 1)
MIN TYP MAX UNITS
1.5
µs
Note 1: The RESET width is dependent upon the processor clock. The RESET must be active while
the clock is running and stable.
252