XMEGA A4
36. Errata
36.1 ATxmega32A4 rev. A
• Flash Power Reduction Mode can not be enabled when entering sleep mode
• Bandgap voltage input for the ACs cannot be changed when used for both ACs simultaneously
• ADC gain stage output range is limited to 2.4V
• Bandgap measurement with the ADC is non-functional when VCC is below 2.7V
• BOD will be enabled after any reset
• ADC has increased INL error for some operating conditions
• DAC has increased INL or noise for some operating conditions
• VCC voltage scaler for AC is non-linear
• Inverted I/O enable does not affect Analog Comparator Output
1. Flash Power Reduction Mode can not be enabled when entering sleep mode
If Flash Power Reduction Mode is enabled when a deep sleep mode, the device will only
wake up on every fourth wake-up request.
If Flash Power Reduction Mode is enabled when entering Idle sleep mode, the wake-up time
will vary with up to 16 CPU clock cycles.
Problem fix/Workaround
Disable Flash Power Reduction mode before entering sleep mode.
2. Bandgap voltage input for the ACs cannot be changed when used for both ACs
simultaneously
If the bandgap voltage is selected as input for one Analog Comparator (AC) and then
selected/deselected as input for the another AC, the first comparator will be affected for up
to 1 us and could potentially give a wrong comparison result.
Problem fix/Workaround
If the Bandgap is required for both ACs simultaneously, configure the input selection for both
ACs before enabling any of them.
3. ADC gain stage output range is limited to 2.4 V
The amplified output of the ADC gain stage will never go above 2.4 V, hence the differential
input will only give correct output when below 2.4 V/gain. For the available gain settings, this
gives a differential input range of:
– 1x gain:
– 2x gain:
– 4x gain:
– 8x gain:
– 16x gain:
– 32x gain:
– 64x gain:
2.4 V
1.2 V
0.6 V
300 mV
150 mV
75 mV
38 mV
93
8069O–AVR–08/10