M50FLW080AN5 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
M50FLW080AN5
STMicroelectronics
M50FLW080AN5 Datasheet PDF : 64 Pages
| |||
M50FLW080A, M50FLW080B
Status Register
5.6
Program Suspend status (bit SR2)
This bit indicates that a Program operation has been suspended, and that it is waiting to be
resumed. The Program Suspend Status should only be considered valid when the
Program/Erase Controller Status bit is โ1โ (Program/Erase Controller inactive). After a
Program/Erase Suspend command is issued, the memory may still complete the operation
instead of entering the Suspend mode.
When the Program Suspend Status bit is โ0โ, the Program/Erase Controller is active, or has
completed its operation. When the bit is โ1โ, a Program/Erase Suspend command has been
issued and the memory is waiting for a Program/Erase Resume command.
When a Program/Erase Resume command is issued, the Program Suspend Status bit
returns to โ0โ.
5.7
Block/Sector Protection status (bit SR1)
The Block/Sector Protection Status bit can be used to identify if the Program or Erase
operation has tried to modify the contents of a protected block or sector. When the
Block/Sector Protection Status bit is reset to โ0โ, no Program or Erase operations have been
attempted on protected blocks or sectors since the last Clear Status Register command or
hardware reset. When the Block/Sector Protection Status bit is โ1โ, a Program or Erase
operation has been attempted on a protected block or sector.
Once it is set to โ1โ, the Block/Sector Protection Status bit can only be reset to โ0โ by a Clear
Status Register command or by a hardware reset. If it is set to โ1โ, it should be reset before a
new Program or Erase command is issued, otherwise the new command will appear to have
failed, too.
Using the A/A Mux Interface, the Block/Sector Protection Status bit is always โ0โ.
5.8
Reserved (bit SR0)
Bit 0 of the Status Register is reserved. Its value should be masked.
33/64
Share Link: 