OR2T04A5T100-DB View Datasheet(PDF) - Lattice Semiconductor
Part Name
Description
Manufacturer
OR2T04A5T100-DB Datasheet PDF : 200 Pages
| |||
Data Sheet
November 2006
ORCA Series 2 FPGAs
Configuration Data Format (continued)
The data frames for all the Series 2 series devices are given in Table 8. An alignment field is required in the slave
parallel mode for the uncompressed format. The alignment field (shown by [A]) is a series of 0s: five for the
OR2C06A, OR2C10A/OR2T10A, OR2C15A/OR2T15A/OR2T15B, and OR2C26A/OR2T26A; three for the
OR2C40A/OR2T40A/OR2T40B; and one for the OR2C04A/OR2T04A, OR2C08A/OR2T08A, and OR2C12A. The
alignment field is not required in any other mode.
Table 8. Configuration Data Frames
S OR2C04A/OR2T04A
Uncompressed
010 opar epar [addr10:0] [A]1[Data109:0]111
E Compressed
011 opar epar [addr10:0] 111
OR2C06A
Uncompressed
010 opar epar [addr10:0] [A]1[Data129:0]111
IC Compressed
011 opar epar [addr10:0] 111
D OR2C08A/OR2T08A
Uncompressed
010 opar epar [addr10:0] [A]1[Data149:0]111
Compressed
011 opar epar [addr10:0] 111
V E OR2C10A/OR2T10A
Uncompressed
010 opar epar [addr10:0] [A]1[Data169:0]111
E Compressed
011 opar epar [addr10:0] 111
U OR2C12A
Uncompressed
010 opar epar [addr10:0] [A]1[Data189:0]111
D IN Compressed
011 opar epar [addr10:0] 111
OR2C15A/OR2T15A/OR2T15B
Uncompressed
010 opar epar [addr10:0] [A]1[Data209:0]111
T Compressed
011 opar epar [addr10:0] 111
T OR2C26A/OR2T26A
Uncompressed
010 opar epar [addr10:0] [A]1[Data249:0]111
C Compressed
011 opar epar [addr10:0] 111
N OR2C40A/OR2T40A/OR2T40B
E Uncompressed
010 opar epar [addr10:0] [A]1[Data315:0]111
O Compressed
011 opar epar [addr10:0] 111
SEL ISC EIGHT1s 0010
DPREAMBLE
24-bit
LENGTH
COUNT
DATA FRAMES
FPGA #1
DATA FRAMES
FPGA #2
END OF
END OF
POSTAMBLE
CONFIGURATION
CONFIGURATION
LEADING HEADER
FRAME
FRAME
FPGA #1
FPGA #2
5-4530(F)
Figure 39. Serial Configuration Data Format
Lattice Semiconductor
47
Share Link: 