DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM32F405REY7TR View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
STM32F405REY7TR Datasheet PDF : 185 Pages
First Prev 101 102 103 104 105 106 107 108 109 110 Next Last
STM32F405xx, STM32F407xx
Electrical characteristics
Equation 2
Equation 2 allows to calculate the increment step (INCSTEP):
INCSTEP = round[((215 1) × md × PLLN) ⁄ (100 × 5 × MODEPER)]
fVCO_OUT must be expressed in MHz.
With a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz):
INCSTEP = round[((215 1) × 2 × 240) ⁄ (100 × 5 × 250)] = 126md(quantitazed)%
An amplitude quantization error may be generated because the linear modulation profile is
obtained by taking the quantized values (rounded to the nearest integer) of MODPER and
INCSTEP. As a result, the achieved modulation depth is quantized. The percentage
quantized modulation depth is given by the following formula:
mdquantized% = (MODEPER × INCSTEP × 100 × 5) ⁄ ((215 1) × PLLN)
As a result:
mdquantized% = (250 × 126 × 100 × 5) ⁄ ((215 1) × 240) = 2.002%(peak)
Figure 35 and Figure 36 show the main PLL output clock waveforms in center spread and
down spread modes, where:
F0 is fPLL_OUT nominal.
Tmode is the modulation period.
md is the modulation depth.
Figure 35. PLL output clock waveforms in center spread mode
Frequency (PLL_OUT)
md
F0
md
tmode
2 x tmode
Time
ai17291
DocID022152 Rev 4
103/185

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]