DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM32F407RGH7 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
STM32F407RGH7 Datasheet PDF : 185 Pages
First Prev 101 102 103 104 105 106 107 108 109 110 Next Last
Electrical characteristics
STM32F405xx, STM32F407xx
Table 43. EMI characteristics
Symbol Parameter
Conditions
Monitored
frequency band
SEMI
Peak level
VDD = 3.3 V, TA = 25 °C, LQFP176
package, conforming to SAE J1752/3
EEMBC, code running from Flash with
ART accelerator enabled
VDD = 3.3 V, TA = 25 °C, LQFP176
package, conforming to SAE J1752/3
EEMBC, code running from Flash with
ART accelerator and PLL spread
spectrum enabled
0.1 to 30 MHz
30 to 130 MHz
130 MHz to 1GHz
SAE EMI Level
0.1 to 30 MHz
30 to 130 MHz
130 MHz to 1GHz
SAE EMI level
Max vs.
[fHSE/fCPU]
25/168 MHz
32
25
29
4
19
16
18
3.5
Unit
dBµV
-
dBµV
-
5.3.14
Absolute maximum ratings (electrical sensitivity)
Based on three different tests (ESD, LU) using specific measurement methods, the device is
stressed in order to determine its performance in terms of electrical sensitivity.
Electrostatic discharge (ESD)
Electrostatic discharges (a positive then a negative pulse separated by 1 second) are
applied to the pins of each sample according to each pin combination. The sample size
depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test
conforms to the JESD22-A114/C101 standard.
Table 44. ESD absolute maximum ratings
Symbol
Ratings
Conditions
Class
Maximum
value(1)
Unit
VESD(HBM)
VESD(CDM)
Electrostatic discharge
voltage (human body
model)
Electrostatic discharge
voltage (charge device
model)
TA = +25 °C conforming to JESD22-A114 2
TA = +25 °C conforming to JESD22-C101 II
2000(2)
V
500
1. Based on characterization results, not tested in production.
2. On VBAT pin, VESD(HBM) is limited to 1000 V.
Static latchup
Two complementary static tests are required on six parts to assess the latchup
performance:
A supply overvoltage is applied to each power supply pin
A current injection is applied to each input, output and configurable I/O pin
These tests are compliant with EIA/JESD 78A IC latchup standard.
108/185
DocID022152 Rev 4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]