STM32F407ZEH7TR View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

STM32F407ZEH7TR

ARM Cortex-M4 32b MCU+FPU, 210DMIPS, up to 1MB Flash/192+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

STMicroelectronics 

Electrical characteristics

STM32F405xx, STM32F407xx

Table 81. Synchronous non-multiplexed NOR/PSRAM read timings(1)(2) (continued)

td(CLKL-NExH) FSMC_CLK low to FSMC_NEx high (x= 0…2)

0

-

ns

td(CLKL-NADVL) FSMC_CLK low to FSMC_NADV low

-

2

ns

td(CLKL-NADVH) FSMC_CLK low to FSMC_NADV high

3

-

ns

td(CLKL-AV)

FSMC_CLK low to FSMC_Ax valid (x=16…25)

-

0

ns

td(CLKL-AIV)

FSMC_CLK low to FSMC_Ax invalid (x=16…25)

2

-

ns

td(CLKL-NOEL) FSMC_CLK low to FSMC_NOE low

-

0.5

ns

td(CLKL-NOEH) FSMC_CLK low to FSMC_NOE high

1.5

-

ns

tsu(DV-CLKH)

FSMC_D[15:0] valid data before FSMC_CLK high

6

-

ns

th(CLKH-DV)

FSMC_D[15:0] valid data after FSMC_CLK high

3

-

ns

tsu(NWAIT-CLKH) FSMC_NWAIT valid before FSMC_CLK high

4

-

ns

th(CLKH-NWAIT) FSMC_NWAIT valid after FSMC_CLK high

0

-

ns

1. CL = 30 pF.

2. Based on characterization, not tested in production.

Figure 62. Synchronous non-multiplexed PSRAM write timings

tw(CLK)

FSMC_CLK

td(CLKL-NExL)

FSMC_NEx

tw(CLK)

Data latency = 0

BUSTURN = 0

td(CLKL-NExH)

td(CLKL-NADVL)

FSMC_NADV

td(CLKL-NADVH)

FSMC_A[25:0]

td(CLKL-AV)

td(CLKL-AIV)

FSMC_NWE

td(CLKL-NWEL)

td(CLKL-NWEH)

FSMC_D[15:0]

td(CLKL-Data)

td(CLKL-Data)

D1

D2

FSMC_NWAIT

(WAITCFG = 0b, WAITPOL + 0b)

tsu(NWAITV-CLKH)

FSMC_NBL

td(CLKL-NBLH)

th(CLKH-NWAITV)

ai14993g

146/185

DocID022152 Rev 4

Share Link: