DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM32F407OEH6TR View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
STM32F407OEH6TR Datasheet PDF : 185 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
Description
STM32F405xx, STM32F407xx
Table 5. USART feature comparison
USART
name
Standard
features
Modem
(RTS/
CTS)
LIN
SPI
master
irDA
Max. baud rate Max. baud rate
Smartcard in Mbit/s
in Mbit/s
(ISO 7816) (oversampling (oversampling
by 16)
by 8)
APB
mapping
USART1
X
X
X
X
X
X
5.25
USART2
X
X
X
X
X
X
2.62
APB2
10.5
(max.
84 MHz)
APB1
5.25
(max.
42 MHz)
USART3
X
X
X
X
X
X
2.62
UART4
X
-
X
-
X
-
2.62
UART5
X
-
X
-
X
-
2.62
APB1
5.25
(max.
42 MHz)
APB1
5.25
(max.
42 MHz)
APB1
5.25
(max.
42 MHz)
USART6
X
X
X
X
X
X
5.25
APB2
10.5
(max.
84 MHz)
2.2.24
2.2.25
2.2.26
Serial peripheral interface (SPI)
The STM32F40x feature up to three SPIs in slave and master modes in full-duplex and
simplex communication modes. SPI1 can communicate at up to 42 Mbits/s, SPI2 and SPI3
can communicate at up to 21 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies
and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification
supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.
The SPI interface can be configured to operate in TI mode for communications in master
mode and slave mode.
Inter-integrated sound (I2S)
Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available. They can be
operated in master or slave mode, in full duplex and half-duplex communication modes, and
can be configured to operate with a 16-/32-bit resolution as an input or output channel.
Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of
the I2S interfaces is/are configured in master mode, the master clock can be output to the
external DAC/CODEC at 256 times the sampling frequency.
All I2Sx can be served by the DMA controller.
Audio PLL (PLLI2S)
The devices feature an additional dedicated PLL for audio I2S application. It allows to
achieve error-free I2S sampling clock accuracy without compromising on the CPU
performance, while using USB peripherals.
34/185
DocID022152 Rev 4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]