DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM32F407VEH6 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
STM32F407VEH6 Datasheet PDF : 185 Pages
First Prev 81 82 83 84 85 86 87 88 89 90 Next Last
Electrical characteristics
STM32F405xx, STM32F407xx
5.3.6
Table 19. Embedded reset and power control block characteristics (continued)
Symbol
Parameter
Conditions
Min Typ Max Unit
VBORhyst(1) BOR hysteresis
TRSTTEMPO(1)(2) Reset temporization
IRUSH(1)
InRush current on
voltage regulator
power-on (POR or
wakeup from Standby)
- 100 -
mV
0.5 1.5 3.0 ms
- 160 200 mA
InRush energy on
ERUSH(1)
voltage regulator
power-on (POR or
VDD = 1.8 V, TA = 105 °C,
IRUSH = 171 mA for 31 µs
-
wakeup from Standby)
- 5.4 µC
1. Guaranteed by design, not tested in production.
2.
The reset
when first
temporization is measured from the power-on (POR
instruction is read by the user application code.
reset
or
wakeup
from
VBAT)
to
the
instant
Supply current characteristics
The current consumption is a function of several parameters and factors such as the
operating voltage, ambient temperature, I/O pin loading, device software configuration,
operating frequencies, I/O pin switching rate, program location in memory and executed
binary code.
The current consumption is measured as described in Figure 22: Current consumption
measurement scheme.
All Run mode current consumption measurements given in this section are performed using
a CoreMark-compliant code.
Typical and maximum current consumption
The MCU is placed under the following conditions:
At startup, all I/O pins are configured as analog inputs by firmware.
All peripherals are disabled except if it is explicitly mentioned.
The Flash memory access time is adjusted to fHCLK frequency (0 wait state from 0 to
30 MHz, 1 wait state from 30 to 60 MHz, 2 wait states from 60 to 90 MHz, 3 wait states
from 90 to 120 MHz, 4 wait states from 120 to 150 MHz, and 5 wait states from 150 to
168 MHz).
When the peripherals are enabled HCLK is the system clock, fPCLK1 = fHCLK/4, and
fPCLK2 = fHCLK/2, except is explicitly mentioned.
The maximum values are obtained for VDD = 3.6 V and maximum ambient temperature
(TA), and the typical values for TA= 25 °C and VDD = 3.3 V unless otherwise specified.
82/185
DocID022152 Rev 4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]