CS8952(2001) View Datasheet(PDF) - Cirrus Logic
Part Name
Description
Manufacturer
CS8952 Datasheet PDF : 82 Pages
| |||
CS8952
REPEATER - REPEATER Mode Select. Input, Pin 16.
This pin controls the operation of the CRS (Carrier Sense) pin as shown below:
REPEATER pin
high
low
low
DUPLEX mode
don’t care
full duplex
half duplex
CRS Indicates
receive activity only
receive activity only
receive or transmit activity
At power-up or at reset, the value on this pin is latched into bit 12 of the PCS Sub-Layer Configuration
Register (address 17h). This pin includes a weak internal pull-down (> 20 KΩ), or the value may be set
by an external 4.7 KΩ pull-up or pull-down resistor.
SPD10 - 10 Mb/s Speed Indication. Output, Pin 68.
This pin is asserted high when the CS8952 is configured for 10 Mb/s operation. This pin can be used to
drive a low-current LED to indicate 10 Mb/s operation.
SPD100 - 100 Mb/s Speed Indication. Output, Pin 67.
This pin is asserted high when the CS8952 is configured for 100 Mb/s operation. This pin can be used
to drive a low-current LED to indicate 100 Mb/s operation.
TCM - Transmit Clock Mode Initialization. Input, Pin 59.
The logic value on this three-level pin during power-up or reset determines whether TX_CLK is used as
an input or an output, and whether an external 25 MHz clock reference is provided on the CLK25 output
pin.
TCM pin
high
floating
low
TX_CLK mode
TX_CLK is input
TX_CLK is input
TX_CLK is output
CLK25 status
CLK25 pin is an output
CLK25 is disabled
CLK25 is disabled
TEST[1:0] - Factory Test. Input, Pins 24 and 25.
These pins are for factory test only. They include weak internal pull-downs (> 20 KΩ), and should be tied
directly to VSS for normal operation.
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
77
Share Link: 