LC4512B-5F256AS View Datasheet(PDF) - Lattice Semiconductor
Part Name
Description
Manufacturer
LC4512B-5F256AS
Lattice Semiconductor
LC4512B-5F256AS Datasheet PDF : 99 Pages
| |||
Lattice Semiconductor
ispMACH 4000V/B/C/Z Family Data Sheet
Boundary Scan Waveforms and Timing Specifications
Symbol
tBTCP
tBTCH
tBTCL
tBTSU
tBTH
tBRF
tBTCO
tBTOZ
tBTVO
tBTCPSU
tBTCPH
tBTUCO
tBTUOZ
tBTUOV
Parameter
TCK [BSCAN test] clock cycle
TCK [BSCAN test] pulse width high
TCK [BSCAN test] pulse width low
TCK [BSCAN test] setup time
TCK [BSCAN test] hold time
TCK [BSCAN test] rise and fall time
TAP controller falling edge of clock to valid output
TAP controller falling edge of clock to data output disable
TAP controller falling edge of clock to data output enable
BSCAN test Capture register setup time
BSCAN test Capture register hold time
BSCAN test Update reg, falling edge of clock to valid output
BSCAN test Update reg, falling edge of clock to output disable
BSCAN test Update reg, falling edge of clock to output enable
Min.
40
20
20
8
10
50
—
—
—
8
10
—
—
—
Max.
—
—
—
—
—
—
10
10
10
—
—
25
25
25
Units
ns
ns
ns
ns
ns
mV/ns
ns
ns
ns
ns
ns
ns
ns
ns
39
Share Link: 