M48Z08
M48Z18
5 V, 64 Kbit (8 Kb x 8) ZEROPOWER® SRAM
Features
â– Integrated, ultra low power SRAM and power-
fail control circuit
â– Unlimited WRITE cycles
â– READ cycle time equals WRITE cycle time
â– Automatic power-fail chip deselect and WRITE
protection
â– WRITE protect voltages
(VPFD = power-fail deselect voltage):
– M48Z08: VCC = 4.75 to 5.5 V
4.5 V ≤ VPFD ≤ 4.75 V
– M48Z18: VCC = 4.5 to 5.5 V
4.2 V ≤ VPFD ≤ 4.5 V
â– Self-contained battery in the CAPHATâ„¢ DIP
package
â– Pin and function compatible with JEDEC
standard 8 K x 8 SRAMs
â– RoHS compliant
– Lead-free second level interconnect
28
1
PCDIP28 (PC)
Battery CAPHATâ„¢
May 2010
Doc ID 2424 Rev 7
1/20
www.st.com
1