DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT90866 View Datasheet(PDF) - Zarlink Semiconductor Inc

Part Name
Description
Manufacturer
MT90866 Datasheet PDF : 86 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
MT90866
Data Sheet
Frame
Boundary
C8_A_io,
CA_B_io
c32o
Frame
Boundary
Thirty-six c32o cycles
BCSTo0
(16 Mb/s Mode)
Figure 7 - Backplane Control (BCSTo) Timing when the STio data rate is 16 Mb/s
15.2 LCSTo Control Stream
The LCSTo control bits are partitioned into 128 time slots, Slots 0 to 127. Each slot has 32 bits. Dummy bits
represent logic levels which should be ignored by the users. The first control bit in Slot 0 is advanced by thirty-two
C32/64o 32.768 Mb/s clock cycles from the frame boundary. See Figure 8, "Local Control (LCSTo) Timing when
STo0-18 are operated at 8 Mb/s" on page 28 for the partition of the time slots and the frame alignment details.
When the STo0-18 streams are operated at 8 Mb/s, Slots 0 to 127 are used to represent the control bits for
Channels 0 to 127 of the 8 Mb/s streams. STo19-17 are driven low in this configuration. See Figure 8, "Local
Control (LCSTo) Timing when STo0-18 are operated at 8 Mb/s" on page 28 for the LCSTo control bit pattern.
When the STo0-18 streams are operated at 4 Mb/s, Slots 2N (where N = 0 to 63) have the control bit pattern but
Slots 2N+1 have dummy bits which should be ignored by the user. STo19-17 are driven low in this configuration.
See Figure 9, "Local Control (LCSTo) Timing when STo0-18 are operated at 4 Mb/s" on page 29 for the LCSTo
control bit pattern.
When the STo0-27 streams are operated at 2 Mb/s, Slots 4N (where N = 0 to 31) have the control bit pattern, but
Slots 4N+1, 4N+2 and 4N+3 have dummy bits. See Figure 10, "Local Control (LCSTo) Timing when all STo0-27 are
operated at 2 Mb/s" on page 30 for the LCSTo control bit pattern.
When the STo streams are programmed with various data rates as described in Table 6 on page 20, the available
control bit positions in every time slot is associated with the corresponding output stream channels which operate at
various data rates. Figure 11, "Example of Local Control (LCSTo) Timing when the Local Streams have Different
Data Rates" on page 31 gives an example when STo0-3, 4-7, 8-11, 12-15, 16-27 are programmed to operate at
8 Mb/s, 4 Mb/s, 8 Mb/s, 4 Mb/s and 2 Mb/s respectively.
27
Zarlink Semiconductor Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]