DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

TP8044AH View Datasheet(PDF) - InnovASIC, Inc

Part Name
Description
Manufacturer
TP8044AH
INNOVASIC
InnovASIC, Inc 
TP8044AH Datasheet PDF : 65 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
IA8044/IA8344
SDLC Communications Controller
Data Sheet
March 30, 2010
Table 32. Serial Mode Select Clock Mode Bits
SCM
210
000
001
010
011
100
101
110
111
Clock Mode
Externally clocked
Undefined
Self clocked, timer overflow
Undefined
Self clocked, external 16X
Self clocked, external 32X
Self clocked, internal fixed
Self clocked, internal fixed
Data Rate
(bits/sec)a
02.4Mb
24462.5K
0375K
0187.5K
375K
187.5K
aBased on a12-MHz crystal frequency.
b01 Mbps in loop configuration.
4.10.3 Status/Command Register (STS)
Table 33 presents the Status/Command Register, which provides SIU control from and status to
the CPU. The SIU can read the STS and can write certain bits in the STS. The CPU can read and
write the STS. Accessing the STS by the CPU via two cycle instructionsJBC bit,rel and
MOV bit,Cshould not be used. STS is bit addressable.
Table 33. Status/Command Register
7
6
54 3
210
TBF RBE RTS SI BOV OPB AM RBP
Bit [7]TBF (STS.7) Transmit buffer full. TBF is set by the CPU to indicate that the
transmit buffer is ready and TBF is cleared by the SIU.
Bit [6]RBE (STS.6) Receive buffer empty. RBE is set by the CPU when it is ready
to receive a frame or has just read the buffer. RBE is cleared by the SIU when a frame has
been received. Can be thought of as a Receive Enable.
Bit [5]RTS (STS.5) Request to send. This bit is set when the SIU is ready to transmit
or is transmitting. May be written by the SIU in AUTO mode. RTS is only applied to the
external pin in non-loop mode. Can be thought of as a Transmit Enable.
Note: RTS signal at the pin (P1.6) is the inverted version of this bit.
Bit [4]SI (STS.4) SIU interrupt. This bit is set by the SIU and should be cleared by
the CPU before returning from the interrupt routine.
Bit [3]BOV (STS.3) Receive buffer overrun. The SIU can set or clear BOV.
®
IA211010112-04
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 38 of 65
1-888-824-4184

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]