DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

JS48F4400PCZ00 View Datasheet(PDF) - Numonyx -> Micron

Part Name
Description
Manufacturer
JS48F4400PCZ00
Numonyx
Numonyx -> Micron 
JS48F4400PCZ00 Datasheet PDF : 102 Pages
First Prev 51 52 53 54 55 56 57 58 59 60 Next Last
Numonyx™ Wireless Flash Memory (W18)
Table 26: Status Register Descriptions
Bit
Name
State
Description
DWS
0 = Device WSM is Busy
7
Device WSM Status 1 = Device WSM is Ready
SR[7] indicates erase or program completion in the
device. SR[6:1] are invalid while SR[7] = 0. See
Table 27 for valid SR[7] and SR[0] combinations.
ESS
0 = Erase in progress/completed
6
Erase Suspend Status 1 = Erase suspended
After issuing an Erase Suspend command, the WSM
halts and sets SR[7] and SR[6]. SR[6] remains set
until the device receives an Erase Resume command.
ES
0 = Erase successful
5
Erase Status
1 = Erase error
SR[5] is set if an attempted erase failed. A Command
Sequence Error is indicated when SR[7,5:4] are set.
PS
0 = Program successful
4
Program Status
1 = Program error
SR[4] is set if the WSM failed to program a word.
3
VPPS
VPP Status
0 = VPP OK
1 = VPP low detect, operation aborted
The WSM indicates the VPP level after program or erase
completes. SR[3] does not provide continuous VPP
feedback and isn’t guaranteed when VPP VPP1/2.
PSS
0 = Program in progress/completed
After receiving a Program Suspend command, the
2
Program Suspend
1 = Program suspended
Status
WSM halts execution and sets SR[7] and SR[2]. They
remain set until a Resume command is received.
DPS
0 = Unlocked
If an erase or program operation is attempted to a
1
Device Protect Status
1 = Aborted erase/program attempt on
locked block
locked block (if WP# = VIL), the WSM sets SR[1] and
aborts the operation.
0 = This partition is busy, but only if
Addressed partition is erasing or programming. In EFP
PWS
SR[7]=0
mode, SR[0] indicates that a data-stream word has
0
finished programming or verifying depending on the
Partition Write Status 1 = Another partition is busy, but only particular EFP phase. See Table 27 for valid SR[7]
if SR[7]=0
and SR[0] combinations.
Table 27: Status Register Device WSM and Partition Write Status Description
DWS
(SR[7])
0
0
1
1
PWS
(SR[0])
Description
The addressed partition is performing a program/erase operation.
0
EFP: device has finished programming or verifying data, or is ready for data.
A partition other than the one currently addressed is performing a program/erase operation.
1
EFP: the device is either programming or verifying data.
No program/erase operation is in progress in any partition. Erase and Program suspend bits (SR[6,2])
0
indicate whether other partitions are suspended.
EFP: the device has exited EFP mode.
Won’t occur in standard program or erase modes.
1
EFP: this combination does not occur.
10.7
Clear Status Register
The Clear Status Register command clears the Status Register and leaves all partition
output states unchanged. The WSM can set all Status Register bits and clear bits
SR[7:6,2,0]. Because bits SR[5,4,3,1] indicate various error conditions, they can only
be cleared by the Clear Status Register command. By allowing system software to reset
these bits, several operations (such as cumulatively programming several addresses or
erasing multiple blocks in sequence) can be performed before reading the Status
Register to determine error occurrence. If an error is detected, the Status Register
must be cleared before beginning another command or sequence. Device reset (RST#
= VIL) also clears the Status Register. This command functions independently of VPP.
Datasheet
58
November 2007
Order Number: 290701-18

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]