ST72521AR9TC View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST72521AR9TC

8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C, CAN INTERFACE

STMicroelectronics 

ST72521M/R/AR

ST72521M/(A)R DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont’d)

OPT1= PKG0 Package selection bit 0

This option bit is used to select the package (see

table in PKG1 option bit description).

OPT5:4 = OSCTYPE[1:0] Oscillator Type

These option bits select the ST7 main clock

source type.

OPT0= FMP_R Flash memory read-out protection

This option indicates if the user flash memory is

protected against read-out piracy. This protection

is based on a read and write protection of the

memory in test modes and ICP mode. Erasing the

option bytes when the FMP_R option is selected

causes the whole user memory to be erased first.

0: Read-out protection enabled

1: Read-out protection disabled

OPTION BYTE 1

OPT7= PKG1 Package selection bit 1

This option bit, with the PKG0 bit, selects the pack-

age.

Version

Selected Package PKG 1 PKG 0

M

TQFP80

1

1

(A)R

TQFP64

1

0

Note: On the chip, each I/O port has 8 pads. Pads

that are not bonded to external pins are in input

pull-up configuration after reset. The configuration

of these pads must be kept at reset state to avoid

added current consumption.

Clock Source

Resonator Oscillator

External RC Oscillator

Internal RC Oscillator

External Source

OSCTYPE

1

0

0

0

0

1

1

0

1

1

OPT3:1 = OSCRANGE[2:0] Oscillator range

When the resonator oscillator type is selected,

these option bits select the resonator oscillator

current source corresponding to the frequency

range of the used resonator. Otherwise, these bits

are used to select the normal operating frequency

range.

Typ. Freq. Range

OSCRANGE

2

1

0

LP

1~2MHz

0

0

0

MP

2~4MHz

0

0

1

MS

4~8MHz

0

1

0

HS

8~16MHz

0

1

1

OPT6 = RSTC RESET clock cycle selection

This option bit selects the number of CPU cycles

applied during the RESET phase and when exiting

HALT mode. For resonator oscillators, it is advised

to select 4096 due to the long crystal stabilization

time.

0: Reset phase with 4096 CPU cycles

1: Reset phase with 256 CPU cycles

Note: When the CSS is enabled, the device starts

to count immediately using the backup oscillator.

OPT0 = PLL OFF PLL activation

This option bit activates the PLL which allows mul-

tiplication by two of the main input clock frequency.

The PLL must not be used with the internal RC os-

cillator. The PLL is guaranteed only with an input

frequency between 2 and 4MHz.

0: PLL x2 enabled

1: PLL x2 disabled

CAUTION: the PLL can be enabled only if the

“OSC RANGE” (OPT3:1) bits are configured to

“MP - 2~4MHz”. Otherwise, the device functionali-

ty is not guaranteed.

192/199

Share Link: