PIC10F200-I(2014) View Datasheet(PDF) - Microchip Technology
Part Name
Description
Manufacturer
PIC10F200-I Datasheet PDF : 88 Pages
| |||
PIC10F200/202/204/206
TABLE 9-2: RESET CONDITION FOR SPECIAL REGISTERS
—
STATUS Address: 03h
Power-on Reset
00-1 1xxx
MCLR Reset during normal operation
000u uuuu
MCLR Reset during Sleep
0001 0uuu
WDT Reset during Sleep
0000 0uuu
WDT Reset normal operation
0000 uuuu
Wake-up from Sleep on pin change
1001 0uuu
Wake-up from Sleep on comparator change
0101 0uuu
Legend: u = unchanged, x = unknown, – = unimplemented bit, read as ‘0’.
PCL Address: 02h
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
9.3.1 MCLR ENABLE
This Configuration bit, when unprogrammed (left in the
‘1’ state), enables the external MCLR function. When
programmed, the MCLR function is tied to the internal
VDD and the pin is assigned to be a I/O. See Figure 9-1.
FIGURE 9-1:
MCLR SELECT
GPWU
MCLRE
GP3/MCLR/VPP
Internal MCLR
9.4 Power-on Reset (POR)
The PIC10F200/202/204/206 devices incorporate an
on-chip Power-on Reset (POR) circuitry, which
provides an internal chip Reset for most power-up
situations.
The on-chip POR circuit holds the chip in Reset until
VDD has reached a high enough level for proper
operation. To take advantage of the internal POR,
program the GP3/MCLR/VPP pin as MCLR and tie
through a resistor to VDD, or program the pin as GP3.
An internal weak pull-up resistor is implemented using
a transistor (refer to Table 12-2 for the pull-up resistor
ranges). This will eliminate external RC components
usually needed to create a Power-on Reset. A
maximum rise time for VDD is specified. See
Section 12.0 “Electrical Characteristics” for details.
When the devices start normal operation (exit the
Reset condition), device operating parameters
(voltage, frequency, temperature,...) must be met to
ensure operation. If these conditions are not met, the
devices must be held in Reset until the operating
parameters are met.
A simplified block diagram of the on-chip Power-on
Reset circuit is shown in Figure 9-2.
The Power-on Reset circuit and the Device Reset
Timer (see Section 9.5 “Device Reset Timer (DRT)”)
circuit are closely related. On power-up, the Reset latch
is set and the DRT is reset. The DRT timer begins
counting once it detects MCLR to be high. After the
time-out period, which is typically 18 ms, it will reset the
Reset latch and thus end the on-chip Reset signal.
A power-up example where MCLR is held low is shown
in Figure 9-3. VDD is allowed to rise and stabilize before
bringing MCLR high. The chip will actually come out of
Reset TDRT msec after MCLR goes high.
In Figure 9-4, the on-chip Power-on Reset feature is
being used (MCLR and VDD are tied together or the pin
is programmed to be GP3). The VDD is stable before
the Start-up Timer times out and there is no problem in
getting a proper Reset. However, Figure 9-5 depicts a
problem situation where VDD rises too slowly. The time
between when the DRT senses that MCLR is high and
when MCLR and VDD actually reach their full value, is
too long. In this situation, when the Start-up Timer times
out, VDD has not reached the VDD (min) value and the
chip may not function correctly. For such situations, we
recommend that external RC circuits be used to
achieve longer POR delay times (Figure 9-4).
Note:
When the devices start normal operation
(exit the Reset condition), device
operating parameters (voltage, frequency,
temperature, etc.) must be met to ensure
operation. If these conditions are not met,
the device must be held in Reset until the
operating conditions are met.
For additional information, refer to Application Notes
AN522 “Power-up Considerations”, (DS00522) and
AN607 “Power-up Trouble Shooting”, (DS00000607).
2004-2014 Microchip Technology Inc.
DS40001239F-page 37
Share Link: 