DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PIC16C64-20/SO View Datasheet(PDF) - Microchip Technology

Part Name
Description
Manufacturer
PIC16C64-20/SO
Microchip
Microchip Technology 
PIC16C64-20/SO Datasheet PDF : 336 Pages
First Prev 261 262 263 264 265 266 267 268 269 270 Next Last
PIC16C6X
Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67
FIGURE 22-12: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING
RC6/TX/CK
pin
RC7/RX/DT
pin
121
121
120
122
Note: Refer to Figure 22-1 for load conditions
TABLE 22-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS
Param Sym
No.
Characteristic
Min Typ† Max Units Conditions
120* TckH2dtV SYNC XMIT (MASTER & SLAVE) PIC16CR63/R65
80
ns
Clock high to data out valid
PIC16LCR63/R65
100
ns
121* Tckrf
Clock out rise time and fall time PIC16CR63/R65
45
ns
(Master Mode)
PIC16LCR63/R65
50
ns
122* Tdtrf
Data out rise time and fall time PIC16CR63/R65
45
ns
PIC16LCR63/R65
50
ns
* These parameters are characterized but not tested.
†: Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
FIGURE 22-13: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING
RC6/TX/CK
pin
RC7/RX/DT
pin
125
126
Note: Refer to Figure 22-1 for load conditions
TABLE 22-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS
Parameter Sym
No.
Characteristic
Min
Typ† Max Units Conditions
125*
TdtV2ckL SYNC RCV (MASTER & SLAVE)
Data setup before CK (DT setup time)
15
ns
126*
TckL2dtl Data hold after CK (DT hold time)
15
ns
* These parameters are characterized but not tested.
†: Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
DS30234D-page 262
Preliminary
© 1997 Microchip Technology Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]